

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**






INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5 :	A1	(11) International Publication Number:	WO 91/10170
G03F 9/00, C09K 19/00 G02F 1/13, G09G 3/36, 1/26		(43) International Publication Date:	11 July 1991 (11.07.91)
(21) International Application Number:	PCT/US90/07331	(81) Designated States:	AT (European patent), AU, BE (European patent), BR, CA, CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent), SU.
(22) International Filing Date:	12 December 1990 (12.12.90)	Published	<i>With international search report.</i>
(30) Priority data:	455,994 22 December 1989 (22.12.89) US		
(71) Applicant:	MANUFACTURING SCIENCES, INC. [US/US]; 999-A Mesa Terrace, Sunnyvale, CA 94086 (US).		
(72) Inventor:	FRANCO, Hector ; 999-A Mesa Terrace, Sunnyvale, CA 94086 (US).		
(74) Agent:	HAMRICK, Claude, A., S.; Rosenblum, Parish & Bacigalupi, 160 W. Santa Clara Street, 15th Floor, San Jose, CA 95113 (US).		

(54) Title: PROGRAMMABLE MASKING APPARATUS

(57) Abstract

An electronically programmable masking device (162) for photolithography applications, comprising an active liquid crystal micro array of programmable pixels (101), an interconnection system (138) and, in most embodiments, the drive and interface circuitry. The programmable pixels (101) can be electronically controlled to be opaque or transparent to the exposure light used in photolithographic exposure systems. The pixel (124) size must be such that when the pixel (124) is imaged on the target surface, the resulting size is compatible with the pattern resolution required on the target surface. The space between pixels (124), referred to as the pixel gap (106), must be of a size such that it cannot be resolved by the optics (162, 166) of the exposure system. A communications link provides for direct downloading of patterning data to the device from external sources such as computer aided design (CAD) systems.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SN	Senegal
CI	Côte d'Ivoire	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark				

1 **Specification**2 **"PROGRAMMABLE MASKING APPARATUS"**

3

4

5 **FIELD OF THE INVENTION**

6

7 This invention relates generally to a programmable masking apparatus and more
8 particularly to a liquid crystal based, electronically programmable high resolution
9 masking device and method for use in conjunction with image generation and image
10 transfer systems.

11

12 A specific application of the present invention relates to programmable masking
13 devices for use in conjunction with exposure systems for the purpose of generating
14 photolithographic images on photosensitive surfaces.

15

16 An even more specific application of the present invention relates to
17 programmable reticles or masks for use in conjunction with ultraviolet exposure systems
18 in the photolithographic processes associated with semiconductor manufacturing. In this
19 specific application of the present invention, such programmable reticles or masks
20 utilize a liquid crystal micro-array of programmable pixels to define the desired opaque
21 and transparent patterns of the reticles or masks.

22

23

24 **DESCRIPTION OF PRIOR ART**

25

26 Photolithographic pattern generation relies mostly on optical exposure systems
27 which transfer fixed patterns, previously defined on masking devices, to photosensitive
28 target surfaces in the form of latent images. Such photolithographic pattern generation
29 is widely used in the industry in large volume processes requiring pattern replication.

30

31 A major application of this technology is found in the semiconductor industry
32 where such masking devices typically consist of glass or quartz substrates wherein the
33 desired patterns are defined on hard surface films such as chrome or iron oxide. These

-2-

1 films must be opaque to the ultra violet light required for the operation of the wafer
2 exposure systems used in the microlithography of semiconductor wafers. In this
3 application, such masking devices are used in two distinct configurations. In the first
4 configuration, known as a mask, the masking device comprises a large number of
5 identical patterns, where each pattern corresponds to a semiconductor device or circuit.
6 In the second configuration, known as a reticle, the masking device typically comprises
7 the patterns corresponding to one integrated circuit. Masks are used with wafer
8 exposure systems which transfer the mask patterns to a wafer surface in a single
9 operation. Reticles are used with wafer exposure systems known as wafer steppers
10 which transfer the pattern on the reticle to a large number of sites on the wafer by
11 sequentially stepping from site to site and repeating the exposure operation at each site.
12

13 In accordance with present technology, these masks and reticles are typically
14 fabricated with electron beam writing systems which, by means of photolithographic
15 techniques, translate computer aided design (CAD) data into permanent patterns on the
16 surface of the transparent substrate.
17

18 The complete wafer fabrication process for each specific device or integrated
19 circuit requires a set of masks and/or reticles which comprises all the patterning layers
20 required by the specific fabrication process. Depending upon technology, the number of
21 these layers may vary from a few, for very simple processes, to approximately 30 for
22 very complex processes, with 12 to 16 being typical for most integrated circuit process
23 technologies.
24

25 Masks and reticles currently range in cost from \$400 to over \$1,500 and typically
26 take two weeks to obtain when ordered from commercial suppliers. In addition,
27 integrated circuit layouts are often revised, requiring the generation of new sets of
28 masks and/or reticles with each revision. As a result, wafer fabrication facilities are
29 often burdened with substantial mask and reticle inventory costs. Further, the delays
30 associated with the introduction of new masks and/or reticles delay the introduction of
31 new products and product improvements, severely limiting potential profitability.
32

33 To perform the photolithographic processes of semiconductor fabrication, the
34 masks and/or reticles are installed in exposure systems and must be frequently changed

-3-

1 to accommodate the production requirements of a large combination of layers and
2 products. These frequent changes result in substantial setup time penalties, causing a
3 reduction in productivity of the associated exposure systems, which normally range in
4 cost from \$500,000 to over \$1,000,000 each.

5

6 For several years the semiconductor industry has been searching for cost effective
7 means of directly translating, in real time, computer aided design (CAD) data into
8 patterns on the wafers. Direct electron beam writing systems can technically perform
9 this task. However, their costs are in the millions of dollars and their throughputs are
10 limited to a few wafers per hour compared to 30 to 60 wafers per hour for ultra violet
11 exposure systems. These constraints make direct electron beam writing a cost
12 ineffective technology for wafer manufacturing. To date, the practical use of such
13 direct electron beam writing systems has been limited to research projects and to the
14 commercial production of masks and reticles for use in conjunction with ultraviolet
15 exposure systems.

16

17 The conventional technology which is based upon the use of fixed masks and
18 reticles in conjunction with ultra violet exposure systems has proven to be a cost
19 effective technology in producing semiconductor products in large volume. However, it
20 suffers from a number of disadvantages, most significantly:

21

22 (a) The inability to image directly onto a wafer surface, patterning data provided
23 by a computer system, thereby seriously impairing the evolution of custom
24 integrated circuit technologies and wafer scale integration. Wafer scale
25 integration, is a technology outlined in further detail under the section
26 covering the objects and advantages of the present invention.

27

28 (b) The requirement for maintaining and managing large inventories of masks and
29 reticles to support a typical wafer fabrication facility.

30

31 (c) The substantial expenditures associated with the continuing need to generate
32 new masks and reticles to support product updates and improvements.

33

34 (d) The additional two week typical delay in the introduction of new products

1 and product movements resulting from the time necessary for the
2 generation of new masks and reticles.

4 (e) The productivity losses due to the setup times associated with the frequent
5 changes of masks and reticles which are typically required in the course of
6 the normal operation of a wafer processing facility.

8 (f) The inability to support pattern repair process technology. Such technology
9 could provide the means for achieving substantial yield increases in the
10 manufacture of semiconductor devices.

12 The use of liquid crystal technology for the purposes of producing programmable
13 photolithographic masking devices has been very limited. However U.S. Pat.
14 No.4,653,860, issued on March 31, 1987, describes the use of a programmable liquid
15 crystal shutter inserted in the light path of a direct wafer stepper to selectively
16 illuminate, under remote control, specific areas of a hard surface reticle. Unlike the
17 current invention, this device does not operate directly as a high resolution
18 programmable patterning system. Rather, the patterns are defined by a conventional
19 hard surface reticle which provides the desired image resolution and the illumination is
20 selectively controlled by a liquid crystal shutter inserted in the light path. As stated in
21 that patent its field of applicability is limited to those applications requiring minor
22 programming changes whereby the major portion of the reticle remains unchanged for
23 the various programming options required.

26 OBJECTS AND ADVANTAGES OF THE INVENTION

28 The general object of the present invention is to provide electronically
29 programmable high resolution masking devices.

31 Such programmable masking devices will use liquid crystal technology to define
32 an electronically programmable micro array of pixels. The optical resolution of these
33 devices will be compatible with the specific requirements of each application. The
34 pixels can be individually programmed to be transparent or opaque to the light used in

-5-

1 conjunction with each specific type of application of the present invention. Driving
2 circuitry will control the rows and columns of such micro array, providing the
3 capability of applying the appropriate control voltage to each pixel as means of defining
4 the desired patterns. A bit map micro array memory will store the pattern data which
5 is conveyed to the pixels via the driving circuitry. Interface circuitry will be
6 incorporated enabling computer systems to communicate with the micro array memory
7 in both the read and write modes.

8

9 Another general object of the present invention is to provide electronically
10 programmable high resolution masking devices for use in conjunction with image
11 transfer systems, as means for implementing direct imaging of computer generated
12 patterning data onto photosensitive substrates or surfaces.

13

14 Still another object of the present invention is to provide programmable reticles
15 and masks which can be integrated into the ultraviolet exposure systems used in
16 semiconductor manufacturing, for the purposes of implementing, in real time, direct
17 imaging of pattern generation data onto the surface of semiconductor wafers.

18

19 Further objects and advantages of such programmable reticles and masks are:

20

21 (a) To provide a means of converting pattern generation data, directly into liquid
22 crystal micro array patterns which will appear in the optical plane normally
23 occupied by conventional masks or reticles, when such masks or reticles are
24 mounted in ultraviolet exposure systems in the proper position for the
25 exposure of wafers.

26

27 (b) To provide means for downloading pattern generation data directly from a
28 computer system into such programmable masks and reticles.

29

30 (c) To provide means for the efficient fabrication of fully customized integrated
31 circuits with relative costs and fabrication times comparable to those of
32 commercial integrated circuits. This object can be achieved by the use of the
33 present invention to translate computer aided design (CAD) data into patterns
34 printable directly onto a wafer surface.

-6-

- 1
- 2 (d) To eliminate the intermediate process step through which fixed masks and
- 3 reticles are typically generated.
- 4
- 5 (e) To eliminate the inventory costs of masks and reticles typically associated
- 6 with the conventional masks and reticles presently used in semiconductor
- 7 manufacturing.
- 8
- 9 (f) To improve the productivity of expensive ultraviolet exposure systems by
- 10 eliminating the setup times typically associated with conventional masks and
- 11 reticles.
- 12
- 13 (g) To provide means for repairing defects which may have been detected, during
- 14 the various inspections performed on the patterns produced on the wafer
- 15 surface. Such inspections, are typically performed after photoresist image
- 16 definition (in-process inspection) and after the completion of all the steps
- 17 which constitute a complete photolithographic process sequence (final
- 18 inspection). Such pattern repair may be accomplished with the use of the
- 19 present invention by defining, in real time, an appropriate repair pattern based
- 20 upon defect data collected during inspection. Such repair pattern would then
- 21 be used in conjunction with an appropriate pattern repair process for the
- 22 purpose of repairing defective patterns identified during inspection.
- 23
- 24 (h) To provide wafer stepper exposure systems with the capability of changing
- 25 critical dimensions and patterns from field to field to facilitate circuit
- 26 performance optimization, yield enhancement and process improvement.
- 27
- 28 (i) To substantially reduce the cycle time required for the development and
- 29 introduction of new integrated circuits.
- 30
- 31 (j) To provide wafer stepper exposure systems with the capability of printing
- 32 different products on the same wafer by changing the reticle pattern under
- 33 computer control while the exposure system steps from field to field.
- 34

-7-

1 (k) To provide a cost effective approach for the implementation of wafer scale
2 integration. Wafer scale integration refers to the creation of a complete
3 electronic system on a silicon wafer, involving the three fundamental
4 technologies outlined below:

5 1. The technology to produce on the same wafer all the different types of
6 integrated circuits required for a complete electronic system. This
7 technology can be implemented by the use of the present invention as
8 outlined above.

9 2. The technology to identify through test procedures all the functional
10 integrated circuits of each type on the same wafer. This technology is
11 currently available in the industry.

12 3. The technology to generate, in real time, an appropriate interconnect
13 pattern to produce a complete electronic system out of functional
14 integrated circuits available on the same wafer. This technology can be
15 implemented by the capability of the present invention to translate, in real
16 time, computer aided design (CAD) data into interconnect patterns
17 printable directly onto the wafer surface.

18 Additional objects of the present invention are to provide electronically
19 programmable high resolution masking devices for use in visual display projection
20 systems, real time holography, printing systems and other applications requiring the high
21 resolution and programmability of the present invention.

1 **DESCRIPTION OF THE DRAWINGS**

3 In the drawings, which form an integral part of the specification of the present
4 invention and which are to be read in conjunction therewith, and in which like
5 reference numerals are employed to designate similar components in various views:

7 Fig. 1 is a simplified plan view depicting the principal components of a
8 preferred embodiment of the present invention;

10 Fig. 2 is a representational partial cross section taken along the line 2-2 in
11 Fig. 1 depicting a portion of an active liquid crystal micro array and the
12 peripheral circuitry associated with it;

14 Fig. 3 is a pictorial representation of the conductive coatings which serve as
15 pixel electrodes for the active liquid crystal micro array shown in Fig. 1;

17 Fig. 4 is a representational partial top plan view illustrating the configuration
18 of the active liquid crystal micro array shown in Fig. 1;

20 Fig. 5 is a representational partial cross section taken along the line 5-5 in
21 Fig. 4 illustrating the configuration of one of the transistor switches used in the
22 active liquid crystal micro array;

24 Fig. 6 is a pictorial representation of the micro array interconnection system
25 comprising control lines, data lines, transistor switches and pixel electrodes in
26 accordance with the present invention;

28 Fig. 7 is a representational partial plan view depicting the common electrode,
29 pixel electrodes, gate control lines and data lines of the preferred embodiment;

31 Fig. 8 depicts two alternative configurations for the common electrode of Fig.
32 7 comprising (1) the addition of orthogonal metal traces to lower the sheet
33 resistance of this electrode and (2) the addition of red (R), green (G) and blue
34 (B) color filters for digital color imaging;

-9-

Fig. 9 is a representational partial cross section taken along the line 9-9 in Fig. 8, to further illustrate the orthogonal metal traces;

Fig. 10 is a representational partial top plan view similar to that shown in Fig. 4 with the exception of the transistor switches which are configured with redundant terminals, depicting an alternate embodiment of the present invention;

Fig. 11 is a representational partial cross section taken along the line 11-11 in Fig. 10 showing a redundant field effect transistor switch with one source, two gates and two drains;

Fig. 12 is a representational partial top plan view illustrating a temporary interconnection system used for testing the integrity of the transistor switches associated with each of the pixels in the micro array;

Fig. 13A is a representational partial cross section illustrating a defect on the first layer metal of a redundant double layer metal interconnecting system;

Fig. 13B is a representational partial cross section illustrating a defect on the second layer metal of a redundant double layer metal interconnecting system;

Fig. 14A is a representational partial top plan view illustrating the principle for the dual layer interconnecting system according to one of the proposed embodiments of the present invention;

Fig. 14B is a representational partial top plan view illustrating a preferred configuration of the peripheral interconnect system comprising three layers of metalization:

Fig. 15 is a representational partial top plan view illustrating a contactless connector system used in accordance with the present invention and comprising infrared transmitters and receivers;

-10-

1 **Fig. 16** is a representational partial cross section taken along the line 16-16 in
2 **Fig. 15** showing the configuration of the contactless connector system illustrated
3 in **Fig. 15**;

4

5 **Fig. 17** is a simplified schematic diagram illustrating one of the preferred
6 circuits used to control the voltage applied to each pixel as means of modulating
7 its transparency;

8

9 **Fig. 18** is a pictorial representation of a photolithographic exposure apparatus
10 illustrating the use of the programmable masking device of the present invention
11 to generate images on a photosensitive target surface from data provided by a
12 computer system;

13

14 **Fig. 19** is a pictorial representation illustrating the use of the programmable
15 masking device of the present invention in a visual display projection system;

16

17 **Fig. 20** is a pictorial representation illustrating the use of the programmable
18 masking device of the present invention in a three dimensional projection viewing
19 system;

20

21 **Fig. 21** is a pictorial representation illustrating the use of the programmable
22 masking device of the present invention in a holographic imaging apparatus;

23

24 **Fig. 22** is a pictorial representation illustrating the use of the programmable
25 masking device of the present invention in a printing apparatus.

-11-

1 **DESCRIPTION OF THE PREFERRED EMBODIMENTS**

2
3 Various embodiments of the present invention are described in this section,
4 starting with the embodiment with the simplest configuration which, for convenience,
5 will be designated as the first embodiment. The description of this first embodiment is
6 followed by an analysis of the technological problems associated with the
7 implementation of the present invention. This analysis serves as the background for the
8 improvements and features comprised in other embodiments described in this section
9 which, for convenience, will be designated as second, third and fourth embodiments.
10 Next, the issue of connectivity to an external computer system is addressed. This issue
11 is followed by the description of a fifth embodiment which provides the capability of
12 modulating the transparency of each pixel in the micro array. Then, there are some
13 considerations related to special applications of the present invention to semiconductor
14 manufacturing and finally two procedures are described, designated as test procedure
15 and alternate interconnection procedure. These procedures overcome yield limitations in
16 the manufacture of the embodiments described, thus providing cost effective means for
17 commercially producing such embodiments.

18
19 **Fig. 1** is a simplified plan view depicting the most relevant elements comprised in
20 the preferred embodiments of the present invention. These elements are not necessarily
21 included in each of these embodiments but are incorporated in this figure for reference
22 in the descriptions which follow. This figure shows the active liquid crystal micro
23 array 101 which is fully described in the first embodiment and represents the key
24 element of the present invention. Within the micro array this figure shows the gate
25 control lines 114 which must be sequentially enabled to provide a control voltage, via
26 the data lines 115, to each pixel in the micro array. The area surrounding the micro
27 array provides space for the peripheral interconnect system 138 which is described in
28 the fourth embodiment. This peripheral interconnect system comprises the integrated
29 circuits in die form 143, other interconnections shown in further detail in Fig. 14A and
30 the conductive trace extensions 139 which are the extensions of the gate control lines
31 and the data lines. Also depicted are the locations of the integrated circuit connecting
32 pads 144, a ribbon cable connection 149 and an alternate contactless electronic
33 connector described in detail in Fig. 15.

-12-

1 **The first embodiment**

3 **The first embodiment of the present invention will be described with additional**
4 **reference to figures 2 through 9.**

6 **Fig. 2** is a representational partial cross section taken along line 2-2 in **Fig. 1**
7 depicting a portion of an active liquid crystal micro array and the peripheral circuitry
8 associated with it. The structural elements of the peripheral interconnect system pertain
9 to the fourth embodiment of the present invention and their description is covered in
10 detail in that section.

12 This first embodiment of the present invention comprises a glass primary substrate
13 **102** and a glass secondary substrate **103**, both bonded to a thin perimeter spacer **109**
14 which holds the substrates in close proximity and parallel to each other. The volume
15 delimited by these two parallel substrates and the perimeter spacer forms a sealed
16 chamber containing a liquid crystal material **108**.

18 Each of the substrates is coated, on the inner side of the chamber, with a thin
19 conductive transparent film such as aluminum or indium tin oxide. These conductive
20 films are used to define the electrodes necessary for the operation of the liquid crystal.
21 On the primary substrate **102** the coating is patterned to form a micro array of discrete
22 pixel electrodes **104** organized in rows and columns. On the secondary substrate **103**
23 the coating is continuous and forms the common electrode **105**. This electrode
24 encompasses an area equivalent to the entire micro array area defined on the primary
25 substrate **102**. The space between adjacent pixel electrodes is called the pixel gap **106**.
26 The areas defined by the pixel gaps **106** are used to locate the transistor switches **107**
27 by means of which the desired control voltages are applied to each of the pixel
28 electrodes **104**.

30 The primary substrate **102** and the secondary substrate **103** are both coated on the
31 outer side of the chamber with a polarizing film shown in **Fig. 2** as the primary
32 substrate polarizer **202** and the secondary substrate polarizer **203**. These polarizing
33 films are oriented such that the polarization angle between them is 90 degrees, thereby
34 insuring that no light can be transmitted through both polarizing films when the

-13-

1 polarization angle is not rotated by the liquid crystal material 108.

2 Fig. 3 is a perspective representation of the conductive coatings which serve as
3 pixel electrodes for the active liquid crystal micro array of Figs. 1 and 2. It shows the
4 pixel electrodes 104, the common electrode 105 and the pixel gaps 106. The area
5 encompassed by the pixel gaps of the entire micro array forms a set of rows and
6 columns with a width equal to the pixel gap 106. This area is used to locate the active
7 electrical components and the interconnection system required for the operation of the
8 liquid crystal micro array. The interconnection system incorporates a set of conductive
9 traces which are extended towards the periphery of the micro array and are shown in
10 several of the figures herein as the conductive trace extensions 139 (see Fig. 1). These
11 traces provide the electrical connections between the pixel electrodes 104 and the
12 control circuitry.

13

14 The above configuration is similar to that found in some active matrix liquid
15 crystal displays. However, it differs with regards to the pixel size, the pixel gap and
16 other features applicable to the various embodiments of the present invention.

17

18 Fig. 4 is a representational partial top plan view illustrating the configuration of
19 the active liquid crystal micro array shown in Fig. 1. In the preferred embodiments of
20 the present invention, the active electrical components are MOS thin film transistors
21 made of polycrystalline silicon, commonly known as polysilicon. However, other
22 semiconductor materials and device structures could be used in different embodiments.

23

24 As shown in this figure, the polysilicon is patterned in rectangular islands 110
25 laying along the columns of pixel gaps 106. As an alternative, the polysilicon could be
26 patterned in long strips covering the entire length of the columns of pixel gaps 106.
27 The MOS transistors are configured with the control gate area 111 of each transistor in
28 line with a row of pixel gaps 106. This configuration offers a simple layout where the
29 gate control lines 114 are straight metal traces patterned over the rows of pixel gaps
30 106, thus creating a common gate electrode for all the MOS transistors in a row . The
31 other two electrodes of the MOS transistor, known as the source and the drain, are
32 patterned as a source contact 112 and a drain contact 113 to the polysilicon material.
33 These electrodes are located on opposite ends of the rectangular polysilicon island 110.
34 The source contact is connected to the pixel tab 116 of an adjacent pixel electrode 104

-14-

1 and the drain contact is co-
2 over the column of pixel gaps
3 to a metal trace forming a data line 115 patterned
which the transistor is located.

4 Fig. 5 is a representational partial cross section taken along the line 5-5 in Fig. 4
5 illustrating the configuration of one of the transistor switches used in the active liquid
6 crystal micro array. The cross section shows the structure of the MOS transistor with
7 the source 118 and the drain 117 formed in the polysilicon island 110. The pixel tab
8 116 is patterned over the source contact 112 and the data line 115 is connected to the
9 drain contact 113. The gate structure is formed by the oxide 119, which is thermally
10 grown over the polysilicon island 110. The cross section also shows that the data line
11 115 which runs over the polysilicon islands along the columns of pixel gaps is
12 electrically isolated from the underlying structures by the dielectric 120.
13

14 Fig. 6 is a pictorial representation of the active matrix interconnection system
15 comprising the control lines 114, the data lines 115, the transistor switches 121 and the
16 pixel electrodes 104. It further illustrates, in schematic form, the configuration of the
17 interconnection system through which control voltages are applied to the pixel
18 electrodes. As shown, the pixel tab 116 of each pixel electrode 104 is connected to a
19 data line 115 via a simulated transistor switch 121. The trace on a specific row is
20 connected to the control gates of all the transistor switches 121 on that row and
21 becomes a gate control line 114. The trace on a specific column is connected to the
22 other electrode of all the transistor switches 121 on that column and becomes a data
23 line 115. Also shown are the pixel gaps 106.
24

25 Fig. 7 is a representational partial plan view depicting the common electrode 105,
26 the pixel electrodes 104, the gate control lines 114 and the data lines 115 which are
27 shown with an interdigitated layout. As shown in this figure, the configuration
28 described above offers a simple layout where the gate control lines 114 and the data
29 lines 115 are straight metal traces patterned over the rows and columns of pixel gaps.
30 Both of these sets of traces are extended beyond the edge of the micro array of pixels
31 to an area where it is practical and feasible to create electrical connections to the drive
32 circuitry which controls the electronic state of each pixel. In this figure, the data lines
33 115 are depicted with interdigitated extensions, whereas the gate control lines 114 are
34 depicted with non interdigitated extensions. The common electrode 105, deposited on

-15-

1 the secondary substrate and shown on a higher plane, in this figure, is connected to a
2 perimeter trace 122 which is patterned around the perimeter of the common electrode
3 105. In turn, this perimeter trace is connected to the electrical ground of the primary
4 substrate interconnection system. Also shown in this figure, in a lower plane, are the
5 pixel electrodes 104.

6

7 Fig. 8 depicts two alternative configurations for the common electrode 105
8 comprising (1) the addition of orthogonal metal traces to lower the sheet resistance of
9 this electrode and (2) the addition of red (R), green (G) and blue (B) color filters for
10 digital color imaging. This figure shows the common electrode 105 and the perimeter
11 trace 122 described above.

12

13 The first alternative configuration comprises a set of orthogonal metal traces 123
14 deposited over those areas which match the rows and columns of pixel gaps on the
15 primary substrate. These orthogonal metal traces divide the common electrode 105 into
16 pixel areas 124 which match the pixel electrodes on the primary substrate. As a result,
17 the effective sheet resistance of the common electrode 105 will be substantially reduced
18 causing the micro array to respond faster to the control signals which determine the
19 state of each pixel.

20

21 This first alternative configuration can be further modified to provide a precise
22 edge definition of each pixel. As described above, the complex structures built on the
23 surface of the primary substrate may cause a minimum amount of pixel edge
24 irregularities. Such irregularities will not be resolved by the image transfer optics of
25 the exposure system and, therefore, will not impair the satisfactory operation of this
26 device. However, for special applications, it may be desirable to provide a precise
27 edge definition of each pixel. This may be achieved by making the width of these
28 orthogonal metal traces slightly larger than the pixel gap and by using a metal such as
29 chrome, which offers excellent edge definition, to generate the orthogonal metal traces.

30

31 The second alternative configuration comprises further the deposition of red (R),
32 green (G) and blue (B) color filters over the pixel areas 124, as shown in Fig. 8, for
33 applications of the present invention requiring color imaging.

34

-16-

1 Fig. 9 is a representational partial cross section taken along the line 9-9 in Fig. 8
2 to further illustrate the orthogonal metal traces 123. As shown, the conductive film
3 which forms the common electrode 105 is deposited over the secondary substrate 103
4 and the orthogonal metal traces 123 are then deposited on the lower surface of the
5 common electrode 105. The space between the metal traces 123 comprises the pixel
6 areas 124 described above. Since the sheet resistivity of these metal traces is orders of
7 magnitude lower than that of the conductive film which forms the common electrode
8 105, the effective sheet resistance of the common electrode 105 is substantially reduced
9 by the addition of these orthogonal metal traces 123.

10

11 **Analysis of the technological problems associated with the implementation of the**
12 **present invention.**

13

14 In order to produce an image of acceptable quality on the target surface, any
15 embodiment of the present invention must satisfy two fundamental conditions:

- 16
- 17 (1) The pixel size in the micro array must be such that the resulting size of the
18 pixel image on the target surface is compatible with the applicable pattern
19 generation design rules. More specifically, the size of the pixel image on the
20 target surface must be such that the minimum feature size dictated by the
21 applicable pattern generation design rules will be equal to or will be a
22 multiple of the size of the pixel image on the target surface.
- 23
- 24 (2) The width of the pixel gap in the micro array must be less than the minimum
25 size which can be resolved by the image transfer optics of the
26 photolithographic exposure system. This condition will insure that the
27 patterns imaged on the target surface are free of gaps between adjacent pixels.
- 28

29 Compliance with these two conditions is a fundamental requirement for the proper
30 operation of the present invention. Therefore, the pixel size and the width of the pixel
31 gap, in any embodiment of the present invention, must be tailored to comply with the
32 requirements dictated by the exposure system to be used and the minimum feature size
33 to be produced.

-17-

1 Pixels in the micro array may have a variety of different shapes such as circular,
2 triangular, rectangular, etc. and may be organized in a variety of different configurations
3 such as a rectangular array, a polar array or other suitable configuration. However,
4 most practical implementations of the present invention will use a rectangular array of
5 square pixels compatible with the elemental cell of typical computer aided design
6 (CAD) systems.

7

8 The second, third and fourth embodiments of the present invention pertain to
9 applications requiring very high density micro arrays, where the number of pixels in the
10 micro array may range from 100 million to over one billion. Such types of
11 applications will be found in the semiconductor industry as shown in the examples
12 which illustrate the uses of the various embodiments described. When the number of
13 pixels reaches the above values, the defect limited yields and the connectivity must be
14 properly analyzed in order to establish the requirements for the practical and economical
15 producibility of such embodiments. The example which follows will clearly illustrate
16 these problems and will explain the solutions offered by the second, third and fourth
17 embodiments of the present invention to address such problems.

18

19 Consider a micro array with the following characteristics:

20

21 * Array configuration:	15,000 by 15,000 pixels
22 * Pixel size:	4 microns by 4 microns
23 * Pixel gap:	1 micron
24 * Interconnect trace width:	1 micron
25 * Effective gate area:	1 micron square

26

27 Such micro array would comprise a total of 225 million pixels and encompass an
28 area approximately 7.5 by 7.5 centimeters square. The total equivalent area occupied
29 by all the gates in the micro array would correspond to approximately 2.25 square
30 centimeters and the total equivalent area occupied by all the interconnect traces within
31 the system, including the conductive trace extensions, would correspond to
32 approximately 22.5 square centimeters.

33

34 With current technology, defect densities of 0.5 defects per square centimeter can

-18-

1 be achieved. On the basis of this defect density, the first embodiment of the present
2 invention would have a high probability of exhibiting at least one defect in the control
3 gate of one of the transistor switches, and at least eleven defects in the interconnect
4 system metal traces. Since these programmable masking devices must be defect free,
5 the first embodiment, described above, are not recommended for applications requiring
6 very high density micro arrays.

7

8 Connectivity also presents a technological difficulty. In the example above, the
9 micro array would have two orthogonal sets of metal traces. Each set would comprise
10 15,000 traces, one micron wide, with four micron spaces between two adjacent traces.
11 The connection of these traces to the drive circuitry via any type of cabling system
12 would be clearly impractical if not impossible to implement, making the first
13 embodiment of the present invention, described above, undoable for this type of
14 application.

15

16 The basic problems, presented above, are successfully addressed by the second,
17 third and fourth embodiments of the present invention described below.

18

19 The second embodiment

20

21 The second embodiment of the present invention is described with reference to
22 figures 10, 11 and 12. This embodiment is configured with double transistor switches
23 to address the gate area integrity problem discussed above.

24

25 Fig. 10 is a representational partial top plan view similar to that shown in Fig. 4
26 with the exception of the transistor switches which are configured with redundant gate
27 and drain terminals. Like Fig. 4, this figure shows the pixel electrodes 104 connected
28 to the source contact 112 of the transistor switch, via the pixel tab 115. However, the
29 transistor switches in this second embodiment are configured with two control gates and
30 two drain contacts shown in this figure as the primary control gate 125, the primary
31 drain contact 126, the secondary control gate 127 and the secondary drain contact 128.
32 As explained in further detail below, these secondary electrodes are used to replace the
33 primary electrodes when the presence of a defect in the primary control gate causes the
34 transistor switch to malfunction. When required, due to a defective primary control

-19-

1 gate 125, the secondary control gate 127 is connected to the gate control line 114 by a
2 metalization patch shown as the secondary control gate connection 129. The procedure
3 for applying this metalization patch is described in detail under the special test and
4 repair procedure at the end of this section. Also shown in this figure are the data lines
5 115, the pixel gaps 106 and the polysilicon islands 210, all of which have been
6 explained with reference to Fig. 4.

7

8 Fig. 11 is a representational partial cross section taken along the line 11-11 in
9 Fig. 10 showing a redundant field effect transistor switch with one source, two gates
10 and two drains. The cross section shows the structure of the redundant MOS transistor
11 with the source 118, the primary drain 130 and the secondary drain 131 formed in the
12 polysilicon island 210. Like in Fig. 4, the pixel tab 116 is patterned over the source
13 contact 112. However the data line 115 is shown connected to the secondary drain
14 contact 128 rather than the primary drain contact 126. This figure is intended to
15 illustrate the secondary control gate connection 129 connecting the secondary control
16 gate 127 to the gate control line 114. When the primary control gate 125 is found to
17 be defective, this alternate connection is made in its place. The cross section also
18 shows the thermal oxide 119 and the dielectric 120 which have previously described
19 with reference to Fig. 4.

20

21 Fig. 12 is a representational partial top plan view illustrating a temporary
22 interconnection system used for testing the integrity of the transistor switches associated
23 with each of the pixels in the micro array. Each polysilicon island 210 has one source
24 contact 112, a primary control gate 125, a primary drain contact 126, a secondary
25 control gate 127 and a secondary drain contact 128. The temporary interconnection
26 system comprises a set of temporary source test lines 132 and a set of temporary drain
27 test lines 133. Each temporary source test line 132 is connected to the source contact
28 112 of each of the transistor switches adjacent to that line and each temporary drain
29 test line 133 is connected to the primary drain contact 126 of each of the transistor
30 switches adjacent to that line. Like for normal operation, each gate control line 114 is
31 connected to the primary control gate 125 of each transistor in the row associated with
32 that gate control line. With this temporary interconnection system every transistor
33 switch in the micro array can be individually tested for functional integrity. The
34 secondary control gates 127 and the secondary drain contacts 128 are not connected

-20-

1 during this test procedure. All gate control lines 114, temporary source test lines 132
2 and temporary drain test lines 133 are terminated on probing pads providing electrical
3 access to these interconnections.

4

5 If a primary control gate is found to be defective, as determined by test
6 procedures such as those outlined at the end of this section, alternate connections are
7 made in place of their primary counterparts. The secondary control gate 127 is
8 connected to the gate control line 114 via the alternate gate connection 227 and the
9 secondary drain contact 128 is connected to the temporary drain test line 133 via the
10 alternate drain connection 228. Fig. 12 also depicts the defective gate area 225 and the
11 primary drain link 226 explained with reference to an alternate interconnection
12 procedure used to modify these metal interconnections which is outlined at the end of
13 this section . This procedure is an integral part of the technology required for the
14 production of the various embodiments of the present invention.

15

16 **The third embodiment**

17

18 **The third embodiment of the present invention** is described with reference to
19 figures 13A and 13B. This embodiment is identical to either of the previously
20 described embodiments except that it is configured with two layers of metal traces
21 directly applied over each other as a means of circumventing the metal trace
22 discontinuities generated by photolithographic defects.

23

24 Fig. 13A is a representational partial cross section illustrating a defect on the first
25 layer metal of a redundant double layer metal interconnecting system. It depicts the
26 second layer metal 135 directly superimposed over the first layer metal 134 and a
27 typical defect on the first layer metal 136.

28

29 Fig. 13B is a representational partial cross section illustrating a defect on the
30 second layer metal of a redundant double layer metal interconnecting system. It also
31 depicts the second layer metal 135 directly superimposed over the first layer metal 134
32 and a typical defect on the second layer metal 135.

33

34 These two layers of metal are independently patterned in order to statistically

-21-

1 insure that defects on one layer do not coincide with defects on the other layer.
2 Electrical continuity of the control lines and the data lines is therefore assured and the
3 integrity of the interconnection system is properly safeguarded.

4

5 An alternative to this dual layer metal interconnect system is a single layer metal
6 interconnect system used in conjunction with the pattern repair technology outlined
7 under the section describing the objects and advantages of the present invention. This
8 technology can be used to repair the typical defects which would normally occur during
9 patterning of the metal interconnection system. Missing metal may be repaired by
10 selectively depositing a bridging metal trace over each metal discontinuity. Excess
11 metal may be removed by selectively removing the excess metal.

12

13 The fourth embodiment

14

15 The fourth embodiment of the present invention is described with reference to
16 figures 2, 14A and 14B. This embodiment is configured with a double layer
17 metalization system on the periphery of the micro array. This peripheral metalization
18 system provides the space and the interconnections necessary to incorporate the drive
19 and interface circuitry on the surface of the primary substrate. At the same time, the
20 control lines and the data lines are extended beyond the periphery of the micro array to
21 the outer edge of the peripheral metalization system and become an integral part of this
22 system. The configuration of this fourth embodiment, incorporating the drive and
23 interface circuitry as integral parts of the programmable masking device, circumvents
24 the connectivity problems presented above by eliminating the need for any type of
25 cabling connections between the micro array and the drive circuitry.

26

27 As previously indicated, Fig. 2 is a representational partial cross section taken
28 along line 2-2 in Fig. 1 depicting a portion of the active liquid crystal micro array and
29 the peripheral circuitry associated with it. The structural elements of the active liquid
30 crystal micro array have already been described with reference to the first embodiment
31 of the present invention and need not be repeated. The structural elements of the
32 peripheral interconnect system are associated with the fourth embodiment of the present
33 invention and are described in this section. The right side of Fig. 2 shows the
34 conductive trace extensions 139 deposited over the primary substrate 102. The second

-22-

1 metalization traces 142, are isolated from the conductive trace extensions 139, by a
2 dielectric isolation layer 141. The intermetallization connection 140 establishes the
3 electrical connection between the conductive trace extensions 139 and the second
4 metalization 142. Also shown are the integrated circuits in die form 143 connected to
5 the second metalization 142.

6

7 Fig. 14A is a representational partial top plan view illustrating the layout principle
8 for the dual layer interconnecting system used in this fourth embodiment of the present
9 invention. It depicts the conductive trace extensions 139, the second metalization traces
10 142, the intermetallization connections 140 and the circuit connecting pads 144. The
11 first set of pads labeled A 145 is connected, via the second metalization traces 142 and
12 the intermetalization connection 140, to the first group of traces 146 of the conductive
13 trace extensions 139. The second set of pads labeled B 147 is connected, via the
14 second metalization traces 142 and the intermetalization connection 140, to the second
15 group of traces 148 of the conductive trace extensions 139. This configuration is
16 continued with additional groups of traces connected to additional sets of pads located
17 in the area extending towards the periphery of the primary substrate. This layout
18 overcomes potential spacial constraints and provides the necessary space for all of the
19 conductive trace extensions 139 to be connected to the appropriate circuit connecting
20 pads 144. These circuit connecting pads 144 are used to accept the connection to the
21 integrated circuits in die form as shown in Fig. 2. Such pads may also be used as
22 probing pads to test the integrity of the transistor switches in the micro array in
23 accordance with the special test procedures outlined below.

24

25 Fig. 14B shows a variation of this embodiment configured with a three layer
26 metalization system, where the first layer is formed by the conductive trace extensions
27 139, the second layer is formed by the second metalization traces 142 and the third
28 layer comprises the circuit connecting pads 144. With this configuration, the metal
29 traces on the second layer lie on a plane which is separated by a layer of dielectric
30 from the plane containing the circuit connecting pads. The addition of the third
31 metalization layer, as shown in Fig. 14B, removes the constraint that the traces of the
32 second metalization must be placed around the area covered by the circuit connecting
33 pads. Such traces can now be routed in the areas beneath the circuit connecting pads,
34 thus providing improved utilization of the space available for interconnections and

-23-

1 increasing the packing density of the interconnect system. This configuration further
2 allows the circuit connecting pads to be extended to encompass a circuit connection
3 area 244 and a probing area 344 as illustrated in Fig. 14B. This three layer
4 metalization will be specifically recommended for programmable masking devices with
5 more than 256 million pixels which will require a higher packing density for the drive
6 and interface circuitry.

7

8 Connectivity to an external computer system

9

10 The operation of the active matrix micro array, which is the object of the present
11 invention, relies upon the capability of establishing the required electrical connections
12 between the conductive trace extensions and the drive circuitry and further between the
13 drive circuitry and an external computer system. When the number of conductive trace
14 extensions does not exceed 1000, direct ribbon cable connections, similar to those used
15 in liquid crystal displays can be successfully implemented in manufacturing. However,
16 when the number of conductive trace extensions substantially exceeds 1000, such
17 connections would be very difficult if not impossible to successfully implement.

18

19 For those applications of the present invention requiring that many conductive
20 trace extensions, the fourth embodiment of the present invention, described above,
21 provides a viable solution since it eliminates the requirement for such connections.

22

23 Still to be addressed, is the problem of connectivity between the drive circuitry
24 and an external computer system to be used in conjunction with the present invention.
25 This problem is less severe than the connectivity between the conductive trace
26 extensions and the drive circuitry since, in this case, the total number of interconnecting
27 lines would not exceed 256 under the worse possible circumstances. A connection with
28 this limited number of lines can easily be implemented, as shown in Fig. 1, with the
29 ribbon cable connection 149. As an alternative, a contactless data communications
30 connector system physically attached to the primary substrate can be used, as shown in
31 Fig. 1, and described in detail with reference to figures 15 and 16.

32

33 Fig. 15 is a representational partial top plan view illustrating a contactless
34 connector system comprising a set of collimated infrared transmitters and receivers.

-24-

1 Interconnect traces 153 patterned over the primary substrate 102, establish the electrical
2 connection between the interface circuitry and dual sets of infrared transmitters 150 and
3 infrared receivers 151. On the connector body 152 which is physically separated from
4 the primary substrate 102, there are matching sets of infrared transmitters 150 and
5 infrared receivers 151 together with their respective interconnect traces 153.
6

7 Fig. 16 is a representational partial cross section taken along the line 16-16 in
8 Fig. 15 showing the configuration of the contactless connector system illustrated in Fig.
9 15. It shows the primary substrate 102 physically separated from the connector body
10 152, and shows their respective infrared transmitters 150 and infrared receivers 151.
11

12 When the programmable masking device is installed in an exposure system, the
13 infrared transmitters and receivers will be aligned with a matching set of receivers and
14 transmitters mounted in the exposure system. With this configuration, there is no
15 physical contact between the two sets of transmitters and receivers and, as a result, the
16 programmable masking device is provided with a stress free data communications
17 infrared link. This feature will be significant in applications, such as semiconductor
18 microlithography, where the alignment of the programmable masking device must be
19 held within a fraction of a micron.
20

21 The fifth embodiment

22

23 The fifth embodiment of the present invention is described with reference to
24 figure 17. This embodiment is substantially the same as the fourth embodiment
25 described above with the addition of special circuitry to individually control the voltage
26 level applied to each of the pixels in the micro array as means of modulating the
27 relative transparency of each pixel.
28

29 Fig. 17 is a simplified schematic diagram illustrating one of the preferred circuits
30 used to control the voltage applied to each pixel as means of modulating its
31 transparency. It shows a group of N data lines 115 connected to the outputs of a 1 to
32 N analog switch 158. The input of the analog switch 158 is connected to the output of
33 a digital-to-analog (DAC) converter 157 which generates the desired analog voltage to
34 be applied to a specific pixel from digital data stored temporarily in an N word

-25-

1 memory 156. The DATA IN ports of this memory 156 are connected to a data bus
2 154 providing a data communications link to the computer system which controls the
3 programmable micro array. An address bus 155 carries the required address
4 information to the SELECT ports of both the N word memory 156 and the analog
5 switch 158. The circuit of Fig. 17 is repeated for each group of N data lines as many
6 times as necessary to cover all the data lines in the micro array. The same data bus
7 154 and address bus 155 provide the required data and address information to all of
8 these circuits in accordance with the configuration shown in Fig. 17.

9

10 **Considerations related to special applications of the present invention.**

11

12 One of the most significant applications of the present invention will be as a
13 programmable masking device for the ultraviolet exposure systems used in
14 semiconductor microlithography. For this specific type of application, any embodiment
15 of the present invention must further comply with the following constraint:

16

17 The liquid crystal material, the two substrates and the conductive coatings must
18 offer a combined level of transparency to ultraviolet light compatible with the
19 requirements of the specific exposure system to be used in the photolithographic
20 processes.

21

22 For the longer wave lengths, in the 340 to 470 nanometer range, such substrates
23 can be made of high quality glass of the type used for semiconductor photolithography
24 masks. For the shorter wave lengths, in the 240 to 350 nanometer range, such
25 substrates need to be made of quartz because glass exhibits excessive ultraviolet light
26 absorption in this region of the spectrum.

27

28 The referenced conductive coatings on the substrates must be sufficiently thin in
29 order to comply with the transparency requirements outlined above. The minimum
30 conductive coating film thickness allowable in such coatings is determined by the
31 maximum allowable sheet resistance of the film which in turn is dependent on the pixel
32 surface area. The mathematical relationship between these parameters is such that, for
33 proper operation, the ratio between the pixel surface area and the film thickness must
34 not exceed a certain value determined by the electrical time constant of the electronic

-26-

1 equivalent of a pixel element. Since the typical pixel surface area to be used in most
2 applications of the present invention will be only 10 to 500 square microns, the
3 conductive coating film thickness used for such applications can be adjusted to comply
4 with the requirements for transparency to ultra violet light.

5

6 Special procedures

7

8 The two special procedures described in this section, a test procedure and an
9 alternate interconnection procedure, are associated with the second, third and fourth
10 embodiments of the present invention and are specifically recommended for very high
11 density micro arrays.

12

13 The test and repair procedure provides means for testing the integrity of every
14 transistor switch in the micro array. It consists of the sequence of steps which are
15 outlined below with reference to the figures indicated in parenthesis:

16

17 (a) Defining on the polysilicon islands 210 (Fig. 12) the double polysilicon
18 transistor switches as described in the second embodiment of the present
19 invention;

20

21 (b) Defining the first layer metalization, comprising the following:
22 1. The gate control lines 114 (Fig. 12) within the micro array area;
23 2. The conductive trace extensions 139 (Fig. 2) of the gate control lines 114
24 (Fig. 10) within the peripheral metal interconnect system 138 (Fig. 1);
25 3. The conductive trace extensions 139 (Fig. 2) of the data lines 115 (Fig.
26 10) within the peripheral metal interconnection system 138 (Fig. 1);
27 4. The gate area of the secondary control gates 127 (Fig. 10);

28

29 (c) Depositing and patterning a dielectric isolation layer covering entirely the gate
30 control lines 114 (Fig. 1) and the peripheral metal interconnect system 138
31 (Fig. 1). Such patterning must include contact openings to the second
32 metalization traces 142 (Fig. 2) in the peripheral metal interconnect system
33 138 (Fig.1);

34

-27-

- 1 (d) Defining the second layer metalization, comprising the following:
- 2 1. Two interdigitated sets of temporary test lines placed over the areas
3 corresponding to columns of pixels. The first set, comprises the
4 temporary source test lines 132 (Fig. 12). Each of these test lines is
5 connected to the source contacts 112 (Fig. 12) of all the transistor
6 switches adjacent to the column of pixels over which that test line is
7 placed. The second set, comprises the temporary drain test lines 133
8 (Fig. 12). Each of these test lines is connected to the primary drain
9 contacts 126 (Fig. 12) of all the transistor switches adjacent to the
10 column of pixels over which that test line is placed. In addition, these
11 two sets of test lines will connect to the conductive trace extensions 139
12 (Fig. 1) of the data lines 115 (Fig. 10) defined during the first layer
13 metalization as described in sections (b) 2. and (b) 3. above;
- 14 2. The second metalization of the peripheral metal interconnect system,
15 comprising the intermetalization connections 140 (Fig. 14A), the second
16 metalization traces 142 (Fig. 14A) and, if the intended configuration only
17 comprises two metal layers, the circuit connecting pads 144 (Fig. 14A)
18 which will be used as probing pads;
- 19
- 20 (e) This step, applicable only if the intended configuration comprises three metal
21 layers, consists of depositing and patterning a dielectric isolation layer
22 covering entirely the peripheral metal interconnect system 138 (Fig. 1) and
23 including contact openings to the third metalization layer;
- 24
- 25 (f) This step, applicable only if the intended configuration comprises three metal
26 layers, consists of defining the third layer metalization comprising the
27 intermetalization connections 140 (Fig. 14B) and the circuit connecting pads
28 144 (Fig. 14B) which may incorporate the probing areas 344 (Fig. 14B);
- 29
- 30 (g) Testing every transistor switch in the micro array by probing the appropriate
31 pads;
- 32
- 33 (h) Removing the primary gate connection to the gate control line 114 (Fig. 12)
34 and primary drain connection to the drain test line 133 (Fig. 12) of any

-28-

1 transistor switches found to be defective and replacing the same by alternative
2 connections to the redundant counterparts of such defective transistor switches.
3 This is done by means of the alternate interconnection procedure defined
4 below;

- 5
- 6 (i) Repeating the applicable portions of the above test procedure to verify that all
7 replacement transistor switches are functional;
- 8
- 9 (j) Removing the temporary source test lines 132 (Fig. 12), the temporary drain
10 test lines 133 (Fig. 12), the alternate gate connections 227 (Fig. 12) and the
11 alternate drain connections 228 (Fig. 12);
- 12
- 13 (k) Defining the pixel electrodes 104 (Fig. 10) with the pixel tabs 116 (Fig. 10)
14 connected to the source contacts 112 (Fig. 10) of the matching transistor
15 switches;
- 16
- 17 (l) Depositing a layer of dielectric over the columns of pixel gaps 106 (Fig. 12)
18 containing the transistor switches and patterning this dielectric, where
19 applicable due to failure of the primary transistor, with openings to the first
20 metal previously deposited over the gate area of the secondary control gates
21 127 (Fig. 12);
- 22
- 23 (m) Defining the secondary control gate connections 129 (Fig. 10) where
24 applicable due to failure of the primary transistor switch;
- 25
- 26 (n) Depositing dielectric over the secondary control gate connections 129 (Fig.
27 10);
- 28
- 29 (o) Defining the appropriate contact openings to the primary drain contact 126
30 (Fig. 10) or to the secondary drain contact 128 (Fig. 10), as may be
31 applicable.
- 32
- 33 (p) Defining data lines 115 (Fig. 10) over the columns of pixel gaps 106 (Fig.
34 10) containing the transistor switches. These lines connect either the primary

-29-

1 drain contact 126 (Fig. 10) or the secondary drain contact 128 (Fig. 10), as
2 may be applicable, of each transistor switch in that column of pixel gaps 106
3 (Fig. 10) to a matching conductive trace extension 139 (Fig. 1) in the
4 peripheral interconnect system 138 (Fig. 1);
5

6 (q) Die attaching and testing the peripheral circuitry.
7

8 (r) Replacing peripheral circuits found to be defective.
9

10 (s) Connecting the peripheral circuits to the peripheral interconnect system.
11

12 The alternate interconnection procedure provides means for replacing every
13 defective transistor switch in the micro array by an alternate transistor switch which is
14 to operate in its place. It consists of the following sequence of steps applicable to each
15 defective transistor switch:
16

17 (a) Locally removing by a selective photolithographic process the dielectric
18 isolation and the metal over the defective gate area 225 (Fig. 12), which is
19 the area where the gate control line 114 (Fig. 12) lies over the primary
20 control gate 125 (Fig. 12) of the primary transistor switch;
21

22 (b) Locally removing by a selective photolithographic process the primary drain
23 link 226 (Fig. 12) which is the connection between the drain test line 133
24 (Fig. 12) and the primary drain contact 126 (Fig. 12) of the defective
25 transistor switch;
26

27 (c) Selectively depositing dielectric over the defective gate area 225 (Fig. 12) of
28 the defective primary transistor switch;
29

30 (d) Defining appropriate contact openings to the gate control line, on both sides
31 of the defective gate area 225 (Fig. 12);
32

33 (e) Defining the following alternate metal connections:
34 1. The alternate gate connection 227 (Fig. 12), which connects the gate

-30-

- 1 control line 114 (Fig. 12) to the secondary gate 127 (Fig. 12) of the
2 defective transistor switch and bridges the gap generated on the gate
3 control line 114 (Fig. 12) by step (a) above;
4 2. The alternate drain connection 228 (Fig. 12), which connects the
5 temporary drain test line 133 (Fig. 12) to the secondary drain contact 128
6 (Fig. 12) of the defective transistor switch.

OPERATION OF THE INVENTION

The operation of the programmable masking device which is the object of the present invention is described first with reference to Fig. 18 which illustrates the use of this device in direct imaging photolithographic applications. Next, the operation of the various embodiments of this device, is described with reference to Figs. 19, 20, 21 and 22 which illustrate the use of such embodiments in projection systems for visual display, three dimensional imaging, holographic imaging and printing systems, respectively.

Fig. 18 is a pictorial representation of a photolithographic exposure apparatus illustrating the use of the programmable masking device, which is the object of the present invention, to generate images on a photosensitive target surface directly from data provided by a computer system, a technology presently described as direct imaging. This programmable masking device, built entirely of solid state elements, operates in conjunction with exposure systems in a manner similar to conventional non programmable masking devices. The apparatus of Fig. 18 comprises a light source 159 within a light housing 160 which is equipped with a light shutter 161. The light generated by the light source 159 is directed by the illumination optics 162 onto the surface of a programmable masking device 164 where it provides uniform illumination 163. A computer system 165 provides the pattern generation data necessary to generate the desired transparent images on the micro array of the programmable masking device 164. These images are then transferred by means of the exposure optics 166 onto the photosensitive target surface 167. Under normal operating conditions, the computer system 165 can download to the programmable masking device 164 the desired patterning data while the photosensitive target surface 167 is being aligned to the exposure optics. Upon completion of the alignment, the shutter 161 is momentarily opened for a preset exposure time. This cycle is then repeated with the next photosensitive target surface or the next site on the same photosensitive target surface.

In most photolithographic applications, typical exposure systems designed to operate with conventional masking devices, must be modified to accommodate the larger size of the programmable masking device which is the object of this invention. However, once installed, this programmable masking device needs only to be removed to perform repairs and maintenance or to install another programmable masking device

-32-

1 with different characteristics.

2
3 Other than installation, repair and maintenance, human intervention is not needed.
4 Under normal operating conditions, a computer system will be required for the use of
5 this programmable masking device. The computer system will fully support and control
6 such programmable masking device by downloading the required pattern generation data
7 to the micro array memory. When appropriate, this computer will also provide controls
8 to refresh and modify the patterns generated.

9
10 Some of the most significant photolithographic applications for these
11 programmable masking devices will be found in the semiconductor industry where such
12 devices will introduce manufacturing flexibility, improve yields, reduce cycle times and
13 reduce manufacturing costs.

14
15 More specifically, these devices will provide means for repairing patterning
16 defects on wafers, programming or altering the functionality of integrated circuits, cost
17 effectively producing custom integrated circuits and generating complete systems on a
18 single wafer.

19
20 When the exposure apparatus is a wafer stepper, the computer system controlling
21 the programmable masking device should be interfaced to such wafer stepper to
22 synchronize the pattern generation with the mechanical stepping motion of the stepper.

23
24 Other very important applications of the present invention will be found in the
25 cost effective manufacture of micro integrated systems comprising integrated circuits, in
26 the die form, interconnected on a micro substrate. Such micro substrate will be
27 produced by a technology similar to that used for the generation of the peripheral
28 interconnect system of the programmable masking devices which are the subject of the
29 present invention.

30
31 The manufacture of the programmable masking devices provides another important
32 application for their use. As outlined in the section covering the description of the
33 present invention, the fabrication of these programmable masking devices requires the
34 use of programmable photolithography for performing repairs and making alternate

-33-

1 interconnections. Such programmable photolithography can be implemented with the
2 use of another programmable masking device specifically configured for such
3 application.

4

5 Fig. 19 illustrates the operation of the present invention in a visual display
6 projection system. Such system comprises a light source 159 within a light housing
7 160. The light generated by the light source 159 is directed by the illumination optics
8 162 onto the surface of the programmable masking device 164 where it provides
9 uniform illumination 163. A heat shield 168, is inserted in the light path to protect the
10 programmable masking device 164 from the heat emitted by the light source 159. A
11 video signal processing system 169 provides the digital video image generation data
12 necessary to generate the desired transparent images on the micro array of the
13 programmable masking device 164. These images are then transferred by means of the
14 projection optics 170 onto a visual projection screen 171. Under normal operating
15 conditions, the video signal processing system 169 continuously downloads to the
16 programmable masking device 164 digital video imaging data at a rate compatible with
17 video display imaging. The fifth embodiment of the present invention with the color
18 imaging feature described previously would provide the proper features for the
19 implementation of projection color television and multiple page computer monitor
20 projection display systems.

21

22 Fig. 20 illustrates an application similar to that of Fig. 19 with the addition of a
23 polarizer 172 for three dimensional projection viewing. All the elements described with
24 reference to Fig. 19 have identical functions with reference to Fig. 20 and need not be
25 repeated. The polarizer 172 is used in conjunction with polarizing glasses for three
26 dimensional viewing. Under the control and synchronized by the video signal
27 processing system 169, the polarizer 172 alternates the polarization of the light
28 emerging from the programmable masking device 164 between two orthogonal planes,
29 thus providing separate images for each one of the viewer's eyes.

30

31 Fig. 21 illustrates the use of this invention in holographic imaging applications.
32 For such applications, a laser source 173 would emit a laser beam 174 which would be
33 dispersed by the dispersion optics 175 to provide uniform laser illumination 176 over
34 the surface of the programmable masking device 164. Under the control of an

-34-

1 holographic signal processing system 177 holographic patterns would be generated on
2 the programmable masking device 164 which could be observed by the viewer 178.
3 Since the patterns on the programmable masking device 164 could be continuously
4 changed, the system described could provide means for the implementation of digitally
5 controlled holographic television and computer monitor holographic viewing systems.
6 Color holography could be implemented, as well, by the use of a laser source
7 combining red, green and blue beams sequentially fired in synchronism with the
8 viewing frames for each color generated by the holographic signal processing system
9 177.

10

11 Fig. 22 illustrates still another potential application for the present invention as a
12 printing apparatus. It presumes that the imaging data is available in digital format such
13 as that generated directly by a computer system or otherwise generated by digitizing a
14 real image. Such apparatus would comprise a light source 159 within a light housing
15 160 equipped with a light shutter 161. The light generated by the light source 159
16 would be directed by the illumination optics 162 onto the surface of the programmable
17 masking device 164 where it would provide uniform illumination 163. An image
18 processing system 179 would provide the digitized imaging data necessary to generate
19 the desired transparent images on the micro array of the programmable masking device
20 164. These images would then be transferred by means of the projection optics 170 and
21 the operation of the light shutter 161 onto a photosensitive reproducing device 180.
22 This photosensitive reproducing device 180 would subsequently produce hard copies of
23 the images defined on its surface. For simplicity, Fig. 22 depicts the photosensitive
24 reproducing device 180 in a planar configuration. However, a cylindrical configuration
25 such as the conventional drum of most modern office printing machines could also be
26 used provided the projection optics would be equipped with a scanning device
27 synchronized with the movement of such drum.

28

29 CONCLUSIONS, RAMIFICATIONS AND SCOPE

30

31 Accordingly, the electronically programmable masking device, which is the subject
32 of the present invention, introduces a new level of flexibility in the industrial use of
33 photolithography by providing the capability for translating computer aided design
34 (CAD) data, directly into images produced on a photosensitive target surface. At the

-35-

1 same time, it opens new opportunities in the fields of high definition projection color
2 television, multiple page computer monitor projection display systems, holographic
3 television, holographic computer monitor systems and printing devices. Some of the
4 most important applications of the present invention will be found in the semiconductor
5 industry, which is highly dependent upon the use of microlithography. The technology
6 provided by the present invention will open the door to major evolutions in this
7 industry in that:

- 8
- 9 * it will permit the design and manufacture of small volume custom integrated
10 circuits to be done at a cost comparable to that of commercial integrated
11 circuits produced in high volume;
- 12
- 13 * it will permit the cost effective development of wafer scale integration, a
14 technology whereby complete electronic systems, such as computers, can be
15 built on a single wafer;
- 16
- 17 * it will provide the means to substantially increase semiconductor
18 manufacturing yields by offering a technology for pattern repair; and
- 19
- 20 * it will provide means to substantially reduce product development and
21 manufacturing cycle times.

22

23 While the descriptions herein contain many specificities, these should not be
24 construed as limiting the scope of the present invention but as merely providing
25 illustrations of some of the most relevant embodiments of the present invention.

26

27 For example, this electronically programmable masking device could be used in
28 the printed circuit board industry to perform direct imaging from printed circuit layout
29 data provided by computer systems.

30

31 Accordingly, the scope of the present invention should be determined not by the
32 embodiments illustrated, but by the appended claims and their legal equivalents.

-36-

CLAIMS

1 1. In an imaging system including a source of illumination, illumination optics, a
2 masking device, and projection optics for directing light passing through said masking
3 device onto a target surface, an improved masking device comprising:

4 means forming a liquid crystal micro array including a plurality of contiguous
5 discreet programmable pixels wherein each of said pixels functions as a light valve for
6 the light directed onto said target surface; and

7 means responsive to externally generated input control signals for individually
8 controlling in real time the optical light valve state of each of said pixels.

1 2. An improved masking device as recited in claim 1 wherein the size of the image
2 of each of said programmable pixels on the target surface is equal to or is a sub
3 multiple of the minimum feature size to be generated on the target surface.

1 3. An improved masking device as recited in claim 2 wherein adjacent pixels are
2 separated by gaps of predetermined width and wherein the width of the gap between
3 any two adjacent pixels is less than the minimum size which can be resolved by said
4 optics so that patterns imaged on a target surface are free of gaps between adjacent
5 pixels.

1 4. An improved masking device as recited in claim 1 wherein said liquid crystal
2 micro array is comprised of:

3 a transparent primary substrate coated on one side with a transparent conductive
4 film patterned to form an array of pixel electrodes and coated on a second side with a
5 light-polarizing film;

6 a transparent secondary substrate coated on one side with a continuous transparent
7 conductive film forming a common electrode for said array of said pixel electrodes and
8 coated on a second side with a light-polarizing film;

9 means for precisely spacing and aligning said primary and said secondary
10 substrates parallel to each other so that said one sides form the opposite sides of a flat
11 sealed chamber;

12 a liquid crystal material disposed within said chamber;

13 an array of transistor switches formed on the surface of said primary substrate and

-37-

14 configured such that each of said switches is associated with one of said pixel
15 electrodes;

16 a set of electronic control lines formed by conductive material deposited on the
17 surface of said primary substrate;

18 a set of electronic data lines formed by conductive material deposited on the
19 surface of said primary substrate;

20 means for interconnecting the control electrode of each of said transistor switches
21 to one of said control lines;

22 means for interconnecting each of said pixel electrodes to one of said data lines
23 via an electronically switchable connection made by one of said transistor switches; and

24 means for coupling said input control signals to said control lines and said data
25 lines.

1 5. An improved masking device as recited in claim 4 wherein for the purpose of
2 reducing the effective sheet resistivity of said common electrode, said secondary
3 substrate further includes an opaque conductive film patterned over those areas of said
4 secondary substrate delineated by the shadow of the space not occupied by the pixel
5 electrodes on said primary substrate when said programmable masking device is
6 operated under intended illumination conditions.

1 6. An improved masking device as recited in claim 5 wherein for the purposes of
2 providing a precise optical definition of the edges of each of said pixels in said micro
3 array, the transparent area of each of said pixels is optically defined by the edges of
4 said opaque conductive film formed on said secondary substrate.

1 7. An improved masking device as recited in claim 6 and further including a discreet
2 color filter optically associated with each said pixel, the color of each said color filter
3 being selected from the group consisting of red, green and blue colors, said color filters
4 being respectively positioned relative to adjacent color filters such that a particular
5 grouping of said color filters define a pattern which is repeated over said micro array
6 of programmable pixels.

1 8. An improved masking device as recited in claim 4 wherein said array of transistor
2 switches is configured with one primary transistor switch associated with each of said

-38-

3 pixel electrodes, and at least one secondary transistor switch associated with each of
4 said pixel electrodes as means of providing transistor switch redundancy, and further
5 including means for substituting through alternative interconnections, one of said
6 secondary transistor switches for one of said primary transistor switches.

1 9. An improved masking device as recited in claim 4 wherein for each
2 interconnection formed via said control lines and said data lines at least one alternate
3 interconnection is provided.

1 10. An improved masking device as recited in claim 9 wherein said alternative
2 interconnections are created by forming said control lines and said data lines with
3 multiple layers of conductive material directly superimposed upon each other with each
4 layer being generated with a separate photolithographic operation as a means of
5 statistically insuring that defects on one layer do not coincide with defects on another
6 layer, in turn statistically insuring that said control lines and said data lines are free of
7 undesirable discontinuities.

1 11. An improved masking device as recited in claim 9 wherein said alternative
2 interconnections are created by locally deposited a bridging metal trace over any
3 discontinuity identified in said control lines and said data lines.

1 12. An improved masking device as recited in claim 4 wherein said primary substrate
2 is extended to include an area laying outside the periphery of said micro array;

3 a set of drive integrated circuits disposed upon said area and providing means for
4 controlling the optical light valve state of each of said pixels;

5 a set of interface integrated circuits disposed upon said area and providing means
6 for interfacing and data linking said drive integrated circuits to an external computer
7 system for electronically processing and generating the desired patterning data;

8 a multi-layer metalization system formed upon said substrate within said area;

9 a set of bonding pads formed upon said substrate within said area providing
10 means for connecting said set of drive integrated circuits and said set of interface
11 integrated circuits to said multiple layer metalization system;

12 means for connecting said set of control lines and said set of data lines to
13 appropriate points on said multiple layer metalization system;

-39-

14 a set of probing pads formed upon said substrate within said area providing
15 means for connecting external test systems to appropriate test points of said multiple
16 layer metalization system, said test points being such as to provide means for testing
17 the integrity of the electronic system of said programmable masking device; and

18 means for connecting said set of interface circuits to a data communications
19 connector system incorporated in said primary substrate wherein said data
20 communications connector system can provide an interconnection to an external data
21 communications link providing access to said external computer system.

1 13. An improved masking device as recited in claim 12 wherein said data
2 communications connector system includes a coupling device for each data
3 communications line and wherein the physical components of the transmitter portion
4 and the receiver portion of said coupling device are physically isolated from each other
5 so as to insure that no mechanical strain is applied to said programmable masking
6 device by said connector system.

1 14. An improved masking device as recited in claim 13 wherein said transmitter
2 portion is an infrared transmitting device and said receiver portion is an infrared
3 receiving device.

1 15. An improved masking device as recited in claim 4 wherein said means for
2 controlling the light valve state of each of said pixels includes means for controlling the
3 voltage applied between each of said pixel electrodes and said common electrode
4 thereby providing means for modulating the transparency of each of said pixels.

1 16. An improved masking device as recited in claim 15 wherein said means for
2 controlling the voltage applied between each of said pixel electrodes and said common
3 electrode includes a digital-to-analog converter circuit.

1 17. An improved masking device as recited in claim 1 wherein the optical
2 characteristics of each said light valve are compatible with their use in conjunction with
3 photolithographic exposure systems operating with ultraviolet illumination in the range
4 of 240 to 470 nanometers.

-40-

1 18. A method for testing the integrity of the transistor switches of a programmable
2 masking device including a micro array of discrete pixel electrodes disposed in an
3 orderly array of rows and columns on a transparent substrate forming one wall of a
4 chamber containing a liquid crystal material, a first set of electrical conductors disposed
5 to overlay rows of spaces separating adjacent rows of said electrodes, a second set of
6 electrical conductors disposed to overlay columns of spaces between said electrodes
7 directed orthogonal to said rows of spaces and an array of transistor switches, each of
8 which is disposed proximate on the intersection of ones of said first and second
9 conductors and electrically connected thereto for selectively applying a controlled
10 voltage to a selected pixel electrode, comprising the steps of

11 defining by means of photolithographic processes a set of electrical
12 interconnections linking each of the electrodes of each of said transistor switches in
13 said array to a set of probing pads on the periphery of said micro array, said set of
14 probing pads providing means for electrically accessing each of said transistor switches;

15 performing predetermined electrical tests to establish the integrity of each of said
16 transistor switches; and

17 removing by means of photolithographic processes the portions of said electrical
18 interconnections which have no further use in the final configuration of said
19 programmable masking device.

1 19. A method for substituting the interconnections of any primary transistor switch of
2 a programmable masking device which may be defective by making interconnection to
3 a matching secondary transistor switch in a micro array of discrete pixel electrodes
4 disposed in an orderly array of rows and columns on a transparent substrate forming
5 one wall of a chamber containing a liquid crystal material, a first set of electrical
6 conductors disposed to overlay rows of spaces separating adjacent rows of said
7 electrodes, a second set of electrical conductors disposed to overlay columns of spaces
8 between said electrodes directed orthogonal to said rows of spaces and an array of
9 transistor switches, each including a primary transistor device and a secondary transistor
10 device disposed proximate on the intersection of ones of said first and second
11 conductors and electrically connected thereto for selectively applying a controlled
12 voltage to a selected pixel electrode, comprising the steps of:

13 removing by means of selective photolithographic processes the portions of the
14 electrical interconnections linking the primary gate and the primary drain of each said

-41-

15 primary transistor switch which has no further use in the final configuration of said
16 programmable masking device; and

17 defining and generating by means of selective photo-lithographic processes an
18 alternative set of inter-connections to each said secondary transistor switch which will
19 be required to operate in place of a corresponding primary transistor switch found to be
20 defective.

1 20. A method of direct imaging onto a target surface patterns defined by patterning
2 data provided by a computer system, comprising the steps of:

3 providing a source of illumination;

4 providing a programmable masking device including a liquid crystal micro array
5 having a plurality of contiguous discrete programmable pixels responsive to electrical
6 inputs and each of which pixels functions as a light valve for blocking or transmitting
7 light;

8 providing means for directing light from said light source through said masking
9 device and onto said target surface; and

10 providing electronic means for selectively programming each of said
11 programmable pixels so that light passing through said masking device forms a desired
12 image on said target surface.

1 21. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and is a patterned substrate and wherein the image
3 cast onto said substrate is used to photolithographically repair patterning defects
4 previously identified on said patterned substrate.

1 22. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and the light passing through said masking device
3 is used to alter the functionality of a solid state circuit formed upon said target surface
4 by altering specific patterns on said solid state circuits in response to digital data
5 generated by said computer system and input to said masking device to control the
6 pattern of light generated thereby.

1 23. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and said image causes a solid state circuit forming

-42-

3 said target surface to have specific patterns altered thereon in response to electronic
4 signals input to said masking device by said computer system.

1 24. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further comprising the step of employing said
3 image to produce custom solid state circuits by generating the specific patterns required
4 for production thereof directly from digital data provided by said computer system.

1 25. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further comprising the step of employing said
3 image to change from site to site the patterns printed on a substrate with the use of a
4 step-and-repeat exposure system.

1 26. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further including the step of employing said
3 image to produce electronic inter-connections in electronic devices disposed on said
4 photo-sensitive target surface.

1 27. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is a visual projection screen and wherein each pixel of the projected
3 image corresponds to digitized video information input to said masking device from a
4 computing system.

1 28. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said programmable pixels are formed by pixel electrodes and a common electrode
3 having a liquid crystal material disposed therebetween and further comprising the step
4 of:

5 controlling the voltage applied between said pixel electrodes and said common
6 electrode to control the light valve state of each of said pixels thereby providing means
7 for modulating the transparency of each of said pixels.

1 29. A method of direct imaging onto a target surface as recited in claim 28 and
2 further comprising the step of:

3 providing a digital-to-analog converter circuit for controlling the voltage applied

-43-

4 between each of said pixel electrodes and said common electrode.

1 30. A method of direct imaging onto a target surface as recited in claim 20 for
2 generating in real time three-dimensional digitized video images by causing said
3 programmable masking device to alternatively develop cross-polarized images which
4 when viewed with polarizing eyeglasses appear to a viewer to provide a three-
5 dimensional image.

1 31. A method of direct imaging onto a target surface as recited in claim 20 and
2 further comprising using said masking device to generate, in real time, holographic
3 images in response to digitized holographic video data input thereto from a computing
4 means.

1 32. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further comprising projecting the image cast by
3 said masking device into a printing means to reproduce on paper digitized video images
4 corresponding to digitized video signals input to said masking device from a computing
5 means.

1 33. A method of providing a masking device for use in conjunction with a source of
2 illumination, illumination optics, and exposure optics for directing light through said
3 masking device and onto a target surface, comprising the steps of:

4 providing a transparent primary surface coated on one side with a transparent
5 conductive film patterned to form an array of pixel electrodes and coated on a second
6 side with a light-polarizing film;

7 providing a transparent secondary substrate coated on one side with a continuous
8 transparent conductive film forming a common electrode for said array of pixel
9 electrodes and coated on a second side with a light-polarizing film;

10 providing means for precisely spacing and aligning said primary and said
11 secondary substrates parallel to each other so that said one sides form the opposite
12 sides of a flat sealed chamber;

13 providing a liquid crystal material disposed within said chamber;

14 forming an array of transistor switches on the surface of said primary substrate
15 configured such that each of said switches is associated with one of said pixel

16 electrodes;

17 forming a set of control lines by depositing conductive material on the surface of
18 said primary substrate;

19 forming a set of data lines by depositing conductive material on the surface of
20 said primary substrate;

21 providing means for interconnecting the control electrode of each of said transistor
22 switches to one of said control lines;

23 providing means for interconnecting each of said pixel electrodes to one of said
24 data lines via an electrically switchable connection made by one of said transistor
25 switches; and

26 providing a means for coupling input control signals to said control lines and said
27 data lines.

1 34. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 reducing the effective sheet resistivity of said common electrode by providing an
4 opaque conductive film on said secondary substrate over those areas of said second
5 substrate delineated by the shadow of the spaces separating the pixel electrodes on said
6 primary substrate when said programmable masking device is operated under intended
7 illumination conditions.

1 35. A method of providing a masking device as recited in claim 34 and further
2 comprising the step of:

3 optically defining the edges of said opaque conductive film formed on said
4 secondary substrate to provide a precise optical definition of the edges of each of said
5 pixels in said micro array.

1 36. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 providing a discrete color filter in optical association with each said pixel
4 electrode, the color of each said color filter being selected from the group consisting of
5 red, green and blue colors, said color filters being respectively positioned relative to
6 adjacent color filters such that a particular grouping of said color filters defines a
7 pattern which is repeated over said micro array of programmable pixels.

-45-

1 37. A method of providing a masking device as recited in claim 33 and further
2 comprising the steps of:

3 configuring said array of transistor switches to have one primary transistor switch
4 and at least one secondary transistor switch associated with each of said pixel
5 electrodes to provide transistor switch redundancy; and

6 providing means for substituting, through alternative interconnections, one of said
7 secondary transistor switches for one of said primary transistor switches.

1 38. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 forming at least one alternative interconnection for each interconnection formed
4 via said control lines and said data lines.

1 39. A method of providing a masking device as recited in claim 38 and further
2 comprising the step of:

3 creating said alternative interconnections by forming said control lines and said
4 data lines with multiple layers of conductive material directly superimposed upon each
5 other with each layer being generated by a separate photo-lithographic operation as a
6 means of statistically insuring that defects on one layer do not coincide with defects on
7 another layer so as to statistically insure that said control lines and said data lines are
8 free of undesirable discontinuities.

1 40. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 repairing discontinuities in said data lines and said control lines by locally
4 depositing a bridging metal trace over any discontinuity identified therein.

1 41. A method of providing a masking device as recited in claim 33 and further
2 comprising the steps of:

3 extending said primary substrate to include an area on the periphery of said micro
4 array forming a multilayer metalization system in said area;

5 disposing a set of integrated driver circuits upon said area to provide means for
6 controlling the optical light valve state of each of said pixels;

-46-

7 disposing a set of integrated interface circuits upon said area to provide means for
8 interfacing and data-linking said integrated driver circuits to an external computer
9 system for electronically processing and generating desired patterning data;

10 forming a set of bonding pads to provide means for connecting said set of
11 integrated driver circuits and said set of integrated interface circuits to said multiple
12 layer metalization system;

13 providing means for connecting said set of control lines and said set of data lines
14 to appropriate points on said multiple layer metalization system;

15 providing a set of probing pads in said area to connect external test systems to
16 appropriate test points of said multiple layer metalization system, said test points being
17 such as to provide means for testing the electrical integrity of said programmable
18 masking device; and

19 providing means for connecting said set of interface circuits to a data
20 communications connector system incorporated in one of said substrates to provide an
21 inter-connection to an external data communication link providing access to an external
22 computer system.

1 42. A method of providing a masking device as recited in claim 41 and further
2 comprising the step of:

3 providing a coupling device for each data communications line in said connector
4 system and for causing the physical components of the transmitting portion and the
5 receiving portion of said coupling device to be physically isolated from each other so
6 as to insure that no mechanical strain is applied to said programmable masking device
7 by said connector system.

1 43. A method of providing a masking device as recited in claim 42 and further
2 comprising the step of:

3 providing an infrared transmitting device for use in said transmitting portion and
4 providing an infrared receiving device for use in said receiving portion.

1 44. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 controlling the voltage applied between said pixel electrodes and said common
4 electrode to control the light valve state of each of said pixels thereby providing means

-47-

5 for modulating the transparency of each of said pixels.

1 45. A method of providing a masking device as recited in claim 44 and further
2 comprising the step of:

3 providing a digital-to-analog converter circuit for controlling the voltage applied
4 between each of said pixel electrodes and said common electrode.

1 46. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 selecting the optical characteristics of each said light valve to be compatible with
4 its use in conjunction with exposure systems operating with ultraviolet illumination in
5 the range of 240-470 nanometers.

1 / 2 2




Fig. 1




Fig. 2

3 / 22




Fig. 3

4 / 22




Fig. 4

5 / 2 2




Fig. 5

6 / 22




Fig. 6

/ 22




Fig. 7

8 / 22




Fig. 8

9 / 2 2




Fig. 9

10 / 22




Fig. 10

11 / 22




Fig. 11

12 / 22




Fig. 12

13 / 22




Fig. 13A




Fig. 13B

14 / 22




Fig. 14A

15 / 22




Fig. 14B

16 / 22




Fig. 15




Fig. 16

/ 22




Fig. 17

18 / 22




Fig. 18

19 / 22




Fig. 19

20 / 22




Fig. 20




Fig. 21

22 / 22




Fig. 22

INTERNATIONAL SEARCH REPORT

International Application No PCT/US90/07331

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ³

According to International Patent Classification (IPC) or to both National Classification and IPC
IPC (5): G03F 9/00; C09K 19/00; G02F 1/13; G09G 3/36, 1/26
U.S. CL: 430/5, 20; 350/333, 331R; 340/784, 795

II. FIELDS SEARCHED

Classification System	Minimum Documentation Searched ⁴	Classification Symbols
U.S.	430/5, 20; 340/784, 795; 350/333, 331R; 428/1	

Documentation Searched other than Minimum Documentation
to the Extent that such Documents are Included in the Fields Searched ⁵

III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴

Category ⁶	Citation of Document, ¹⁵ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
X	US, A, 4,653,860 (HENDRIX)	1-6,15-17,20-35,46
Y	31 MARCH 1987; See entire document.	7-14,36-45
Y, P	US, A, 4,944,578 (DENTISON) 31 JULY 1990; See entire document.	1-17, 20-46
Y	US, A, 4,013,466 (KLAIBER) 22 MARCH 1977; See entire document.	1-17, 20-46
Y	US, A, 4,807,973 (KAWASAKI) 28 FEBRUARY 1989; See entire document.	4,9-13,18-19,37-39
Y	US, A, 4,840,459 (STRONG) 20 JUNE 1989; See entire document.	4,9-13,18-19,37-39
A	US, A, 4,723,838 (AOKI) 09 FEBRUARY 1988; See entire document.	1-46
A, P	US, A, 4,963,001 (MIYAJIMA) 16 OCTOBER 1990; See entire document.	1-46
A	US, A, 4,810,060 (UKAI) 07 MARCH 1989; See entire document.	1-46

* Special categories of cited documents: ¹⁶

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search ¹⁹:

06 FEBRUARY 1991

Date of Mailing of this International Search Report ²⁰:

19 MAR 1991

International Searching Authority ²¹:

ISA/US

Signature of Authorized Officer ²²:

Thomas R. Neville
Thomas R. Neville

FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

V. OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. Claim numbers . because they relate to subject matter I not required to be searched by this Authority, namely

2. Claim numbers . because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out¹, specifically:

3. Claim numbers _____, because they are dependent claims not drafted in accordance with the second and third sentences of PCT Rule 6.4(a).

VI. OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING?

This International Searching Authority found multiple inventions in this international application.

See Attached Sheet.

1. As all required additional search fees were timely paid by the applicant, this international search report covers all claims of the international application.
 2. As only some of the required additional search fees were timely paid by the applicant, this international search report covers those claims of the international application for which fees were paid, specifically claims:
 3. No required additional search fees were timely paid by the applicant. Consequently, this international search report does not cover the invention first mentioned in the claims; it is covered by claim numbers:
 4. As all searchable claims could be searched without effort justifying an additional fee, the International Search Report Act does not invite payment of any additional fee.

Remark as Protest

- The additional search fees were accompanied by applicant's protest.
 No protest accompanied the payment of additional search fees.

ATTACHMENT TO FORM PCT/ISA/210 (SUPPLEMENTAL SHEET 2) SECT VI

Group I. Claims 1-17 and 20-32 drawn to an imaging system which employs a programmable masking device and a method of using, classified in Class 430, Subclass 5 which have been included together because they possess unity of invention under PCT Rule 13.

Group II. Claim 18 drawn to a method for testing the integrity of transistor switches classified in Class 350, Subclass 331R. The inventions of Groups I and II are related as process of making and product made. The method of Group II can be used to make a materially different product such as a liquid crystal display device. Applicant has provided no evidence that the transistor switches of the Group I system cannot be tested using methodology other than set forth in Group II. Groups I and II are lacking unity under PCT Rule 13.

Group III. Claim 19 drawn to a method for substituting switch connectors classified in Class 350, Subclass 333. The inventions of Groups III and I are related as process of making and product made. The method of Group III can be used to make a materially different product such as a liquid crystal display device. Applicant has provided no evidence that Group III method of effecting switch connection substitutions cannot be performed by other well known in the art techniques. Groups III and I are lacking of unity under PCT Rule 13.

Group IV. Claims 33-46 drawn to a method of providing a masking device classified in Class 350, Subclass 333 and Class 340, Subclass 784. The inventions of Groups IV and Group I are related as a process of making and a product made. The product of Group I can be made using art recognized methods other than those specifically delineated in Group IV. Applicant has provided no evidence that the particular steps specified in Group IV are critical to producing the imaging system of Group I. Groups IV and I are lacking of unity under PCT Rule 13.



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5 :	A1	(11) International Publication Number:	WO 91/10170
G03F 9/00, C09K 19/00 G02F 1/13, G09G 3/36, 1/26		(43) International Publication Date:	11 July 1991 (11.07.91)

(21) International Application Number: PCT/US90/07331
 (22) International Filing Date: 12 December 1990 (12.12.90)
 (30) Priority data:
 455,994 22 December 1989 (22.12.89) US

(71) Applicant: MANUFACTURING SCIENCES, INC. [US/US]; 999-A Mesa Terrace, Sunnyvale, CA 94086 (US).
 (72) Inventor: FRANCO, Hector ; 999-A Mesa Terrace, Sunnyvale, CA 94086 (US).
 (74) Agent: HAMRICK, Claude, A., S.; Rosenblum, Parish & Bacigalupi, 160 W. Santa Clara Street, 15th Floor, San Jose, CA 95113 (US).


(81) Designated States: AT (European patent), AU, BE (European patent), BR, CA, CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent), SU.

Published
With international search report.

(54) Title: PROGRAMMABLE MASKING APPARATUS

(57) Abstract

An electronically programmable masking device (162) for photolithography applications, comprising an active liquid crystal micro array of programmable pixels (101), an interconnection system (138) and, in most embodiments, the drive and interface circuitry. The programmable pixels (101) can be electronically controlled to be opaque or transparent to the exposure light used in photolithographic exposure systems. The pixel (124) size must be such that when the pixel (124) is imaged on the target surface, the resulting size is compatible with the pattern resolution required on the target surface. The space between pixels (124), referred to as the pixel gap (106), must be of a size such that it cannot be resolved by the optics (162, 166) of the exposure system. A communications link provides for direct downloading of patterning data to the device from external sources such as computer aided design (CAD) systems.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SN	Senegal
CI	Côte d'Ivoire	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark				

Specification

"PROGRAMMABLE MASKING APPARATUS"

FIELD OF THE INVENTION

This invention relates generally to a programmable masking apparatus and more particularly to a liquid crystal based, electronically programmable high resolution masking device and method for use in conjunction with image generation and image transfer systems.

12 A specific application of the present invention relates to programmable masking
13 devices for use in conjunction with exposure systems for the purpose of generating
14 photolithographic images on photosensitive surfaces.

An even more specific application of the present invention relates to programmable reticles or masks for use in conjunction with ultraviolet exposure systems in the photolithographic processes associated with semiconductor manufacturing. In this specific application of the present invention, such programmable reticles or masks utilize a liquid crystal micro-array of programmable pixels to define the desired opaque and transparent patterns of the reticles or masks.

DESCRIPTION OF PRIOR ART

Photolithographic pattern generation relies mostly on optical exposure systems which transfer fixed patterns, previously defined on masking devices, to photosensitive target surfaces in the form of latent images. Such photolithographic pattern generation is widely used in the industry in large volume processes requiring pattern replication.

31 A major application of this technology is found in the semiconductor industry
32 where such masking devices typically consist of glass or quartz substrates wherein the
33 desired patterns are defined on hard surface films such as chrome or iron oxide. These

-2-

1 films must be opaque to the ultra violet light required for the operation of the wafer
2 exposure systems used in the microlithography of semiconductor wafers. In this
3 application, such masking devices are used in two distinct configurations. In the first
4 configuration, known as a mask, the masking device comprises a large number of
5 identical patterns, where each pattern corresponds to a semiconductor device or circuit.
6 In the second configuration, known as a reticle, the masking device typically comprises
7 the patterns corresponding to one integrated circuit. Masks are used with wafer
8 exposure systems which transfer the mask patterns to a wafer surface in a single
9 operation. Reticles are used with wafer exposure systems known as wafer steppers
10 which transfer the pattern on the reticle to a large number of sites on the wafer by
11 sequentially stepping from site to site and repeating the exposure operation at each site.
12

13 In accordance with present technology, these masks and reticles are typically
14 fabricated with electron beam writing systems which, by means of photolithographic
15 techniques, translate computer aided design (CAD) data into permanent patterns on the
16 surface of the transparent substrate.

17
18 The complete wafer fabrication process for each specific device or integrated
19 circuit requires a set of masks and/or reticles which comprises all the patterning layers
20 required by the specific fabrication process. Depending upon technology, the number of
21 these layers may vary from a few, for very simple processes, to approximately 30 for
22 very complex processes, with 12 to 16 being typical for most integrated circuit process
23 technologies.

24
25 Masks and reticles currently range in cost from \$400 to over \$1,500 and typically
26 take two weeks to obtain when ordered from commercial suppliers. In addition,
27 integrated circuit layouts are often revised, requiring the generation of new sets of
28 masks and/or reticles with each revision. As a result, wafer fabrication facilities are
29 often burdened with substantial mask and reticle inventory costs. Further, the delays
30 associated with the introduction of new masks and/or reticles delay the introduction of
31 new products and product improvements, severely limiting potential profitability.

32
33 To perform the photolithographic processes of semiconductor fabrication, the
34 masks and/or reticles are installed in exposure systems and must be frequently changed

-3-

1 to accommodate the production requirements of a large combination of layers and
2 products. These frequent changes result in substantial setup time penalties, causing a
3 reduction in productivity of the associated exposure systems, which normally range in
4 cost from \$500,000 to over \$1,000,000 each.

5

6 For several years the semiconductor industry has been searching for cost effective
7 means of directly translating, in real time, computer aided design (CAD) data into
8 patterns on the wafers. Direct electron beam writing systems can technically perform
9 this task. However, their costs are in the millions of dollars and their throughputs are
10 limited to a few wafers per hour compared to 30 to 60 wafers per hour for ultra violet
11 exposure systems. These constraints make direct electron beam writing a cost
12 ineffective technology for wafer manufacturing. To date, the practical use of such
13 direct electron beam writing systems has been limited to research projects and to the
14 commercial production of masks and reticles for use in conjunction with ultraviolet
15 exposure systems.

16

17 The conventional technology which is based upon the use of fixed masks and
18 reticles in conjunction with ultra violet exposure systems has proven to be a cost
19 effective technology in producing semiconductor products in large volume. However, it
20 suffers from a number of disadvantages, most significantly:

21

22 (a) The inability to image directly onto a wafer surface, patterning data provided
23 by a computer system, thereby seriously impairing the evolution of custom
24 integrated circuit technologies and wafer scale integration. Wafer scale
25 integration, is a technology outlined in further detail under the section
26 covering the objects and advantages of the present invention.

27

28 (b) The requirement for maintaining and managing large inventories of masks and
29 reticles to support a typical wafer fabrication facility.

30

31 (c) The substantial expenditures associated with the continuing need to generate
32 new masks and reticles to support product updates and improvements.

33

34 (d) The additional two week typical delay in the introduction of new products

-4-

1 and product movements resulting from the time necessary for the
2 generation of new masks and reticles.
3

4 (e) The productivity losses due to the setup times associated with the frequent
5 changes of masks and reticles which are typically required in the course of
6 the normal operation of a wafer processing facility.
7

8 (f) The inability to support pattern repair process technology. Such technology
9 could provide the means for achieving substantial yield increases in the
10 manufacture of semiconductor devices.
11

12 The use of liquid crystal technology for the purposes of producing programmable
13 photolithographic masking devices has been very limited. However U.S. Pat.
14 No.4,653,860, issued on March 31, 1987, describes the use of a programmable liquid
15 crystal shutter inserted in the light path of a direct wafer stepper to selectively
16 illuminate, under remote control, specific areas of a hard surface reticle. Unlike the
17 current invention, this device does not operate directly as a high resolution
18 programmable patterning system. Rather, the patterns are defined by a conventional
19 hard surface reticle which provides the desired image resolution and the illumination is
20 selectively controlled by a liquid crystal shutter inserted in the light path. As stated in
21 that patent its field of applicability is limited to those applications requiring minor
22 programming changes whereby the major portion of the reticle remains unchanged for
23 the various programming options required.
24

25

26 **OBJECTS AND ADVANTAGES OF THE INVENTION**

27

28 The general object of the present invention is to provide electronically
29 programmable high resolution masking devices.
30

31 Such programmable masking devices will use liquid crystal technology to define
32 an electronically programmable micro array of pixels. The optical resolution of these
33 devices will be compatible with the specific requirements of each application. The
34 pixels can be individually programmed to be transparent or opaque to the light used in

-5-

1 conjunction with each specific type of application of the present invention. Driving
2 circuitry will control the rows and columns of such micro array, providing the
3 capability of applying the appropriate control voltage to each pixel as means of defining
4 the desired patterns. A bit map micro array memory will store the pattern data which
5 is conveyed to the pixels via the driving circuitry. Interface circuitry will be
6 incorporated enabling computer systems to communicate with the micro array memory
7 in both the read and write modes.

8

9 Another general object of the present invention is to provide electronically
10 programmable high resolution masking devices for use in conjunction with image
11 transfer systems, as means for implementing direct imaging of computer generated
12 patterning data onto photosensitive substrates or surfaces.

13

14 Still another object of the present invention is to provide programmable reticles
15 and masks which can be integrated into the ultraviolet exposure systems used in
16 semiconductor manufacturing, for the purposes of implementing, in real time, direct
17 imaging of pattern generation data onto the surface of semiconductor wafers.

18

19 T Further objects and advantages of such programmable reticles and masks are:

20

21 (a) To provide a means of converting pattern generation data, directly into liquid
22 crystal micro array patterns which will appear in the optical plane normally
23 occupied by conventional masks or reticles, when such masks or reticles are
24 mounted in ultraviolet exposure systems in the proper position for the
25 exposure of wafers.

26

27 (b) To provide means for downloading pattern generation data directly from a
28 computer system into such programmable masks and reticles.

29

30 (c) To provide means for the efficient fabrication of fully customized integrated
31 circuits with relative costs and fabrication times comparable to those of
32 commercial integrated circuits. This object can be achieved by the use of the
33 present invention to translate computer aided design (CAD) data into patterns
34 printable directly onto a wafer surface.

-6-

- 1
- 2 (d) To eliminate the intermediate process step through which fixed masks and
- 3 reticles are typically generated.
- 4
- 5 (e) To eliminate the inventory costs of masks and reticles typically associated
- 6 with the conventional masks and reticles presently used in semiconductor
- 7 manufacturing.
- 8
- 9 (f) To improve the productivity of expensive ultraviolet exposure systems by
- 10 eliminating the setup times typically associated with conventional masks and
- 11 reticles.
- 12
- 13 (g) To provide means for repairing defects which may have been detected, during
- 14 the various inspections performed on the patterns produced on the wafer
- 15 surface. Such inspections, are typically performed after photoresist image
- 16 definition (in-process inspection) and after the completion of all the steps
- 17 which constitute a complete photolithographic process sequence (final
- 18 inspection). Such pattern repair may be accomplished with the use of the
- 19 present invention by defining, in real time, an appropriate repair pattern based
- 20 upon defect data collected during inspection. Such repair pattern would then
- 21 be used in conjunction with an appropriate pattern repair process for the
- 22 purpose of repairing defective patterns identified during inspection.
- 23
- 24 (h) To provide wafer stepper exposure systems with the capability of changing
- 25 critical dimensions and patterns from field to field to facilitate circuit
- 26 performance optimization, yield enhancement and process improvement.
- 27
- 28 (i) To substantially reduce the cycle time required for the development and
- 29 introduction of new integrated circuits.
- 30
- 31 (j) To provide wafer stepper exposure systems with the capability of printing
- 32 different products on the same wafer by changing the reticle pattern under
- 33 computer control while the exposure system steps from field to field.
- 34

-7-

1 (k) To provide a cost effective approach for the implementation of wafer scale
2 integration. Wafer scale integration refers to the creation of a complete
3 electronic system on a silicon wafer, involving the three fundamental
4 technologies outlined below:

5
6 1. The technology to produce on the same wafer all the different types of
7 integrated circuits required for a complete electronic system. This
8 technology can be implemented by the use of the present invention as
9 outlined above.

10
11 2. The technology to identify through test procedures all the functional
12 integrated circuits of each type on the same wafer. This technology is
13 currently available in the industry.

14
15 3. The technology to generate, in real time, an appropriate interconnect
16 pattern to produce a complete electronic system out of functional
17 integrated circuits available on the same wafer. This technology can be
18 implemented by the capability of the present invention to translate, in real
19 time, computer aided design (CAD) data into interconnect patterns
20 printable directly onto the wafer surface.

21
22 Additional objects of the present invention are to provide electronically
23 programmable high resolution masking devices for use in visual display projection
24 systems, real time holography, printing systems and other applications requiring the high
25 resolution and programmability of the present invention.

1 **DESCRIPTION OF THE DRAWINGS**

3 In the drawings, which form an integral part of the specification of the present
4 invention and which are to be read in conjunction therewith, and in which like
5 reference numerals are employed to designate similar components in various views:

7 Fig. 1 is a simplified plan view depicting the principal components of a
8 preferred embodiment of the present invention;

10 Fig. 2 is a representational partial cross section taken along the line 2-2 in
11 Fig. 1 depicting a portion of an active liquid crystal micro array and the
12 peripheral circuitry associated with it;

14 Fig. 3 is a pictorial representation of the conductive coatings which serve as
15 pixel electrodes for the active liquid crystal micro array shown in Fig. 1;

17 Fig. 4 is a representational partial top plan view illustrating the configuration
18 of the active liquid crystal micro array shown in Fig. 1;

20 Fig. 5 is a representational partial cross section taken along the line 5-5 in
21 Fig. 4 illustrating the configuration of one of the transistor switches used in the
22 active liquid crystal micro array;

24 Fig. 6 is a pictorial representation of the micro array interconnection system
25 comprising control lines, data lines, transistor switches and pixel electrodes in
26 accordance with the present invention;

28 Fig. 7 is a representational partial plan view depicting the common electrode,
29 pixel electrodes, gate control lines and data lines of the preferred embodiment;

31 Fig. 8 depicts two alternative configurations for the common electrode of Fig.
32 7 comprising (1) the addition of orthogonal metal traces to lower the sheet
33 resistance of this electrode and (2) the addition of red (R), green (G) and blue
34 (B) color filters for digital color imaging;

-9-

1

2 **Fig. 9** is a representational partial cross section taken along the line 9-9 in
3 Fig. 8, to further illustrate the orthogonal metal traces;

4

5 **Fig. 10** is a representational partial top plan view similar to that shown in
6 Fig. 4 with the exception of the transistor switches which are configured with
7 redundant terminals, depicting an alternate embodiment of the present invention;

8

9 **Fig. 11** is a representational partial cross section taken along the line 11-11 in
10 Fig. 10 showing a redundant field effect transistor switch with one source, two
11 gates and two drains;

12

13 **Fig. 12** is a representational partial top plan view illustrating a temporary
14 interconnection system used for testing the integrity of the transistor switches
15 associated with each of the pixels in the micro array;

16

17 **Fig. 13A** is a representational partial cross section illustrating a defect on the
18 first layer metal of a redundant double layer metal interconnecting system;

19

20 **Fig. 13B** is a representational partial cross section illustrating a defect on the
21 second layer metal of a redundant double layer metal interconnecting system;

22

23 **Fig. 14A** is a representational partial top plan view illustrating the principle
24 for the dual layer interconnecting system according to one of the proposed
25 embodiments of the present invention;

26

27 **Fig. 14B** is a representational partial top plan view illustrating a preferred
28 configuration of the peripheral interconnect system comprising three layers of
29 metalization;

30

31 **Fig. 15** is a representational partial top plan view illustrating a contactless
32 connector system used in accordance with the present invention and comprising
33 infrared transmitters and receivers;

34

-10-

1 **Fig. 16** is a representational partial cross section taken along the line 16-16 in
2 **Fig. 15** showing the configuration of the contactless connector system illustrated
3 in **Fig. 15**;

4

5 **Fig. 17** is a simplified schematic diagram illustrating one of the preferred
6 circuits used to control the voltage applied to each pixel as means of modulating
7 its transparency;

8

9 **Fig. 18** is a pictorial representation of a photolithographic exposure apparatus
10 illustrating the use of the programmable masking device of the present invention
11 to generate images on a photosensitive target surface from data provided by a
12 computer system;

13

14 **Fig. 19** is a pictorial representation illustrating the use of the programmable
15 masking device of the present invention in a visual display projection system;

16

17 **Fig. 20** is a pictorial representation illustrating the use of the programmable
18 masking device of the present invention in a three dimensional projection viewing
19 system;

20

21 **Fig. 21** is a pictorial representation illustrating the use of the programmable
22 masking device of the present invention in a holographic imaging apparatus;

23

24 **Fig. 22** is a pictorial representation illustrating the use of the programmable
25 masking device of the present invention in a printing apparatus.

-11-

1 **DESCRIPTION OF THE PREFERRED EMBODIMENTS**

2
3 Various embodiments of the present invention are described in this section,
4 starting with the embodiment with the simplest configuration which, for convenience,
5 will be designated as the first embodiment. The description of this first embodiment is
6 followed by an analysis of the technological problems associated with the
7 implementation of the present invention. This analysis serves as the background for the
8 improvements and features comprised in other embodiments described in this section
9 which, for convenience, will be designated as second, third and fourth embodiments.
10 Next, the issue of connectivity to an external computer system is addressed. This issue
11 is followed by the description of a fifth embodiment which provides the capability of
12 modulating the transparency of each pixel in the micro array. Then, there are some
13 considerations related to special applications of the present invention to semiconductor
14 manufacturing and finally two procedures are described, designated as test procedure
15 and alternate interconnection procedure. These procedures overcome yield limitations in
16 the manufacture of the embodiments described, thus providing cost effective means for
17 commercially producing such embodiments.

18
19 Fig. 1 is a simplified plan view depicting the most relevant elements comprised in
20 the preferred embodiments of the present invention. These elements are not necessarily
21 included in each of these embodiments but are incorporated in this figure for reference
22 in the descriptions which follow. This figure shows the active liquid crystal micro
23 array 101 which is fully described in the first embodiment and represents the key
24 element of the present invention. Within the micro array this figure shows the gate
25 control lines 114 which must be sequentially enabled to provide a control voltage, via
26 the data lines 115, to each pixel in the micro array. The area surrounding the micro
27 array provides space for the peripheral interconnect system 138 which is described in
28 the fourth embodiment. This peripheral interconnect system comprises the integrated
29 circuits in die form 143, other interconnections shown in further detail in Fig. 14A and
30 the conductive trace extensions 139 which are the extensions of the gate control lines
31 and the data lines. Also depicted are the locations of the integrated circuit connecting
32 pads 144, a ribbon cable connection 149 and an alternate contactless electronic
33 connector described in detail in Fig. 15.

34

-12-

1 **The first embodiment**

2

3 **The first embodiment of the present invention will be described with additional**
4 **reference to figures 2 through 9.**

5

6 **Fig. 2** is a representational partial cross section taken along line 2-2 in **Fig. 1**
7 depicting a portion of an active liquid crystal micro array and the peripheral circuitry
8 associated with it. The structural elements of the peripheral interconnect system pertain
9 to the **fourth embodiment of the present invention** and their description is covered in
10 detail in that section.

11

12 This first embodiment of the present invention comprises a glass primary substrate
13 **102** and a glass secondary substrate **103**, both bonded to a thin perimeter spacer **109**
14 which holds the substrates in close proximity and parallel to each other. The volume
15 delimited by these two parallel substrates and the perimeter spacer forms a sealed
16 chamber containing a liquid crystal material **108**.

17

18 Each of the substrates is coated, on the inner side of the chamber, with a thin
19 conductive transparent film such as aluminum or indium tin oxide. These conductive
20 films are used to define the electrodes necessary for the operation of the liquid crystal.
21 On the primary substrate **102** the coating is patterned to form a micro array of discrete
22 pixel electrodes **104** organized in rows and columns. On the secondary substrate **103**
23 the coating is continuous and forms the common electrode **105**. This electrode
24 encompasses an area equivalent to the entire micro array area defined on the primary
25 substrate **102**. The space between adjacent pixel electrodes is called the pixel gap **106**.
26 The areas defined by the pixel gaps **106** are used to locate the transistor switches **107**
27 by means of which the desired control voltages are applied to each of the pixel
28 electrodes **104**.

29

30 The primary substrate **102** and the secondary substrate **103** are both coated on the
31 outer side of the chamber with a polarizing film shown in **Fig. 2** as the primary
32 substrate polarizer **202** and the secondary substrate polarizer **203**. These polarizing
33 films are oriented such that the polarization angle between them is 90 degrees, thereby
34 insuring that no light can be transmitted through both polarizing films when the

-13-

1 polarization angle is not rotated by the liquid crystal material 108.

2 Fig. 3 is a perspective representation of the conductive coatings which serve as
3 pixel electrodes for the active liquid crystal micro array of Figs. 1 and 2. It shows the
4 pixel electrodes 104, the common electrode 105 and the pixel gaps 106. The area
5 encompassed by the pixel gaps of the entire micro array forms a set of rows and
6 columns with a width equal to the pixel gap 106. This area is used to locate the active
7 electrical components and the interconnection system required for the operation of the
8 liquid crystal micro array. The interconnection system incorporates a set of conductive
9 traces which are extended towards the periphery of the micro array and are shown in
10 several of the figures herein as the conductive trace extensions 139 (see Fig. 1). These
11 traces provide the electrical connections between the pixel electrodes 104 and the
12 control circuitry.

13

14 The above configuration is similar to that found in some active matrix liquid
15 crystal displays. However, it differs with regards to the pixel size, the pixel gap and
16 other features applicable to the various embodiments of the present invention.

17

18 Fig. 4 is a representational partial top plan view illustrating the configuration of
19 the active liquid crystal micro array shown in Fig. 1. In the preferred embodiments of
20 the present invention, the active electrical components are MOS thin film transistors
21 made of polycrystalline silicon, commonly known as polysilicon. However, other
22 semiconductor materials and device structures could be used in different embodiments.

23

24 As shown in this figure, the polysilicon is patterned in rectangular islands 110
25 laying along the columns of pixel gaps 106. As an alternative, the polysilicon could be
26 patterned in long strips covering the entire length of the columns of pixel gaps 106.
27 The MOS transistors are configured with the control gate area 111 of each transistor in
28 line with a row of pixel gaps 106. This configuration offers a simple layout where the
29 gate control lines 114 are straight metal traces patterned over the rows of pixel gaps
30 106, thus creating a common gate electrode for all the MOS transistors in a row. The
31 other two electrodes of the MOS transistor, known as the source and the drain, are
32 patterned as a source contact 112 and a drain contact 113 to the polysilicon material.
33 These electrodes are located on opposite ends of the rectangular polysilicon island 110.
34 The source contact is connected to the pixel tab 116 of an adjacent pixel electrode 104

-14-

1 and the drain contact is connected to a metal trace forming a data line 115 patterned
2 over the column of pixel gaps which the transistor is located.
3

4 Fig. 5 is a representational partial cross section taken along the line 5-5 in Fig. 4
5 illustrating the configuration of one of the transistor switches used in the active liquid
6 crystal micro array. The cross section shows the structure of the MOS transistor with
7 the source 118 and the drain 117 formed in the polysilicon island 110. The pixel tab
8 116 is patterned over the source contact 112 and the data line 115 is connected to the
9 drain contact 113. The gate structure is formed by the oxide 119, which is thermally
10 grown over the polysilicon island 110. The cross section also shows that the data line
11 115 which runs over the polysilicon islands along the columns of pixel gaps is
12 electrically isolated from the underlying structures by the dielectric 120.
13

14 Fig. 6 is a pictorial representation of the active matrix interconnection system
15 comprising the control lines 114, the data lines 115, the transistor switches 121 and the
16 pixel electrodes 104. It further illustrates, in schematic form, the configuration of the
17 interconnection system through which control voltages are applied to the pixel
18 electrodes. As shown, the pixel tab 116 of each pixel electrode 104 is connected to a
19 data line 115 via a simulated transistor switch 121. The trace on a specific row is
20 connected to the control gates of all the transistor switches 121 on that row and
21 becomes a gate control line 114. The trace on a specific column is connected to the
22 other electrode of all the transistor switches 121 on that column and becomes a data
23 line 115. Also shown are the pixel gaps 106.
24

25 Fig. 7 is a representational partial plan view depicting the common electrode 105,
26 the pixel electrodes 104, the gate control lines 114 and the data lines 115 which are
27 shown with an interdigitated layout. As shown in this figure, the configuration
28 described above offers a simple layout where the gate control lines 114 and the data
29 lines 115 are straight metal traces patterned over the rows and columns of pixel gaps.
30 Both of these sets of traces are extended beyond the edge of the micro array of pixels
31 to an area where it is practical and feasible to create electrical connections to the drive
32 circuitry which controls the electronic state of each pixel. In this figure, the data lines
33 115 are depicted with interdigitated extensions, whereas the gate control lines 114 are
34 depicted with non interdigitated extensions. The common electrode 105, deposited on

-15-

1 the secondary substrate and shown on a higher plane, in this figure, is connected to a
2 perimeter trace 122 which is patterned around the perimeter of the common electrode
3 105. In turn, this perimeter trace is connected to the electrical ground of the primary
4 substrate interconnection system. Also shown in this figure, in a lower plane, are the
5 pixel electrodes 104.

6

7 Fig. 8 depicts two alternative configurations for the common electrode 105
8 comprising (1) the addition of orthogonal metal traces to lower the sheet resistance of
9 this electrode and (2) the addition of red (R), green (G) and blue (B) color filters for
10 digital color imaging. This figure shows the common electrode 105 and the perimeter
11 trace 122 described above.

12

13 The first alternative configuration comprises a set of orthogonal metal traces 123
14 deposited over those areas which match the rows and columns of pixel gaps on the
15 primary substrate. These orthogonal metal traces divide the common electrode 105 into
16 pixel areas 124 which match the pixel electrodes on the primary substrate. As a result,
17 the effective sheet resistance of the common electrode 105 will be substantially reduced
18 causing the micro array to respond faster to the control signals which determine the
19 state of each pixel.

20

21 This first alternative configuration can be further modified to provide a precise
22 edge definition of each pixel. As described above, the complex structures built on the
23 surface of the primary substrate may cause a minimum amount of pixel edge
24 irregularities. Such irregularities will not be resolved by the image transfer optics of
25 the exposure system and, therefore, will not impair the satisfactory operation of this
26 device. However, for special applications, it may be desirable to provide a precise
27 edge definition of each pixel. This may be achieved by making the width of these
28 orthogonal metal traces slightly larger than the pixel gap and by using a metal such as
29 chrome, which offers excellent edge definition, to generate the orthogonal metal traces.

30

31 The second alternative configuration comprises further the deposition of red (R),
32 green (G) and blue (B) color filters over the pixel areas 124, as shown in Fig. 8, for
33 applications of the present invention requiring color imaging.

34

-16-

1 Fig. 9 is a representational partial cross section taken along the line 9-9 in Fig. 8
2 to further illustrate the orthogonal metal traces 123. As shown, the conductive film
3 which forms the common electrode 105 is deposited over the secondary substrate 103
4 and the orthogonal metal traces 123 are then deposited on the lower surface of the
5 common electrode 105. The space between the metal traces 123 comprises the pixel
6 areas 124 described above. Since the sheet resistivity of these metal traces is orders of
7 magnitude lower than that of the conductive film which forms the common electrode
8 105, the effective sheet resistance of the common electrode 105 is substantially reduced
9 by the addition of these orthogonal metal traces 123.

10

11 **Analysis of the technological problems associated with the implementation of the**
12 **present invention.**

13

14 In order to produce an image of acceptable quality on the target surface, any
15 embodiment of the present invention must satisfy two fundamental conditions:

16

17 (1) The pixel size in the micro array must be such that the resulting size of the
18 pixel image on the target surface is compatible with the applicable pattern
19 generation design rules. More specifically, the size of the pixel image on the
20 target surface must be such that the minimum feature size dictated by the
21 applicable pattern generation design rules will be equal to or will be a
22 multiple of the size of the pixel image on the target surface.

23

24 (2) The width of the pixel gap in the micro array must be less than the minimum
25 size which can be resolved by the image transfer optics of the
26 photolithographic exposure system. This condition will insure that the
27 patterns imaged on the target surface are free of gaps between adjacent pixels.

28

29 Compliance with these two conditions is a fundamental requirement for the proper
30 operation of the present invention. Therefore, the pixel size and the width of the pixel
31 gap, in any embodiment of the present invention, must be tailored to comply with the
32 requirements dictated by the exposure system to be used and the minimum feature size
33 to be produced.

34

-17-

1 Pixels in the micro array may have a variety of different shapes such as circular,
2 triangular, rectangular, etc. and may be organized in a variety of different configurations
3 such as a rectangular array, a polar array or other suitable configuration. However,
4 most practical implementations of the present invention will use a rectangular array of
5 square pixels compatible with the elemental cell of typical computer aided design
6 (CAD) systems.

7
8 The second, third and fourth embodiments of the present invention pertain to
9 applications requiring very high density micro arrays, where the number of pixels in the
10 micro array may range from 100 million to over one billion. Such types of
11 applications will be found in the semiconductor industry as shown in the examples
12 which illustrate the uses of the various embodiments described. When the number of
13 pixels reaches the above values, the defect limited yields and the connectivity must be
14 properly analyzed in order to establish the requirements for the practical and economical
15 producibility of such embodiments. The example which follows will clearly illustrate
16 these problems and will explain the solutions offered by the second, third and fourth
17 embodiments of the present invention to address such problems.

18

19 Consider a micro array with the following characteristics:

20

21 * Array configuration:	15,000 by 15,000 pixels
22 * Pixel size:	4 microns by 4 microns
23 * Pixel gap:	1 micron
24 * Interconnect trace width:	1 micron
25 * Effective gate area:	1 micron square

26

27 Such micro array would comprise a total of 225 million pixels and encompass an
28 area approximately 7.5 by 7.5 centimeters square. The total equivalent area occupied
29 by all the gates in the micro array would correspond to approximately 2.25 square
30 centimeters and the total equivalent area occupied by all the interconnect traces within
31 the system, including the conductive trace extensions, would correspond to
32 approximately 22.5 square centimeters.

33

34 With current technology, defect densities of 0.5 defects per square centimeter can

-18-

1 be achieved. On the basis of this defect density, the first embodiment of the present
2 invention would have a high probability of exhibiting at least one defect in the control
3 gate of one of the transistor switches, and at least eleven defects in the interconnect
4 system metal traces. Since these programmable masking devices must be defect free,
5 the first embodiment, described above, are not recommended for applications requiring
6 very high density micro arrays.

7

8 Connectivity also presents a technological difficulty. In the example above, the
9 micro array would have two orthogonal sets of metal traces. Each set would comprise
10 15,000 traces, one micron wide, with four micron spaces between two adjacent traces.
11 The connection of these traces to the drive circuitry via any type of cabling system
12 would be clearly impractical if not impossible to implement, making the first
13 embodiment of the present invention, described above, undoable for this type of
14 application.

15

16 The basic problems, presented above, are successfully addressed by the second,
17 third and fourth embodiments of the present invention described below.
18

19 The second embodiment

20

21 The second embodiment of the present invention is described with reference to
22 figures 10, 11 and 12. This embodiment is configured with double transistor switches
23 to address the gate area integrity problem discussed above.
24

25 Fig. 10 is a representational partial top plan view similar to that shown in Fig. 4
26 with the exception of the transistor switches which are configured with redundant gate
27 and drain terminals. Like Fig. 4, this figure shows the pixel electrodes 104 connected
28 to the source contact 112 of the transistor switch, via the pixel tab 116. However, the
29 transistor switches in this second embodiment are configured with two control gates and
30 two drain contacts shown in this figure as the primary control gate 125, the primary
31 drain contact 126, the secondary control gate 127 and the secondary drain contact 128.
32 As explained in further detail below, these secondary electrodes are used to replace the
33 primary electrodes when the presence of a defect in the primary control gate causes the
34 transistor switch to malfunction. When required, due to a defective primary control

-19-

1 gate 125, the secondary control gate 127 is connected to the gate control line 114 by a
2 metalization patch shown as the secondary control gate connection 129. The procedure
3 for applying this metalization patch is described in detail under the special test and
4 repair procedure at the end of this section. Also shown in this figure are the data lines
5 115, the pixel gaps 106 and the polysilicon islands 210, all of which have been
6 explained with reference to Fig. 4.

7

8 Fig. 11 is a representational partial cross section taken along the line 11-11 in
9 Fig. 10 showing a redundant field effect transistor switch with one source, two gates
10 and two drains. The cross section shows the structure of the redundant MOS transistor
11 with the source 118, the primary drain 130 and the secondary drain 131 formed in the
12 polysilicon island 210. Like in Fig. 4, the pixel tab 116 is patterned over the source
13 contact 112. However the data line 115 is shown connected to the secondary drain
14 contact 128 rather than the primary drain contact 126. This figure is intended to
15 illustrate the secondary control gate connection 129 connecting the secondary control
16 gate 127 to the gate control line 114. When the primary control gate 125 is found to
17 be defective, this alternate connection is made in its place. The cross section also
18 shows the thermal oxide 119 and the dielectric 120 which have previously described
19 with reference to Fig. 4.

20

21 Fig. 12 is a representational partial top plan view illustrating a temporary
22 interconnection system used for testing the integrity of the transistor switches associated
23 with each of the pixels in the micro array. Each polysilicon island 210 has one source
24 contact 112, a primary control gate 125, a primary drain contact 126, a secondary
25 control gate 127 and a secondary drain contact 128. The temporary interconnection
26 system comprises a set of temporary source test lines 132 and a set of temporary drain
27 test lines 133. Each temporary source test line 132 is connected to the source contact
28 112 of each of the transistor switches adjacent to that line and each temporary drain
29 test line 133 is connected to the primary drain contact 126 of each of the transistor
30 switches adjacent to that line. Like for normal operation, each gate control line 114 is
31 connected to the primary control gate 125 of each transistor in the row associated with
32 that gate control line. With this temporary interconnection system every transistor
33 switch in the micro array can be individually tested for functional integrity. The
34 secondary control gates 127 and the secondary drain contacts 128 are not connected

-20-

1 during this test procedure. All gate control lines 114, temporary source test lines 132
2 and temporary drain test lines 133 are terminated on probing pads providing electrical
3 access to these interconnections.

4

5 If a primary control gate is found to be defective, as determined by test
6 procedures such as those outlined at the end of this section, alternate connections are
7 made in place of their primary counterparts. The secondary control gate 127 is
8 connected to the gate control line 114 via the alternate gate connection 227 and the
9 secondary drain contact 128 is connected to the temporary drain test line 133 via the
10 alternate drain connection 228. Fig. 12 also depicts the defective gate area 225 and the
11 primary drain link 226 explained with reference to an alternate interconnection
12 procedure used to modify these metal interconnections which is outlined at the end of
13 this section . This procedure is an integral part of the technology required for the
14 production of the various embodiments of the present invention.

15

16 **The third embodiment**

17

18 The third embodiment of the present invention is described with reference to
19 figures 13A and 13B. This embodiment is identical to either of the previously
20 described embodiments except that it is configured with two layers of metal traces
21 directly applied over each other as a means of circumventing the metal trace
22 discontinuities generated by photolithographic defects.

23

24 Fig. 13A is a representational partial cross section illustrating a defect on the first
25 layer metal of a redundant double layer metal interconnecting system. It depicts the
26 second layer metal 135 directly superimposed over the first layer metal 134 and a
27 typical defect on the first layer metal 136.

28

29 Fig. 13B is a representational partial cross section illustrating a defect on the second
30 layer metal of a redundant double layer metal interconnecting system. It also
31 depicts the second layer metal 135 directly superimposed over the first layer metal 134
32 and a typical defect on the second layer metal 135.

33

34 These two layers of metal are independently patterned in order to statistically

-21-

1 insure that defects on one layer do not coincide with defects on the other layer.
2 Electrical continuity of the control lines and the data lines is therefore assured and the
3 integrity of the interconnection system is properly safeguarded.

4

5 An alternative to this dual layer metal interconnect system is a single layer metal
6 interconnect system used in conjunction with the pattern repair technology outlined
7 under the section describing the objects and advantages of the present invention. This
8 technology can be used to repair the typical defects which would normally occur during
9 patterning of the metal interconnection system. Missing metal may be repaired by
10 selectively depositing a bridging metal trace over each metal discontinuity. Excess
11 metal may be removed by selectively removing the excess metal.

12

13 The fourth embodiment

14

15 The fourth embodiment of the present invention is described with reference to
16 figures 2, 14A and 14B. This embodiment is configured with a double layer
17 metalization system on the periphery of the micro array. This peripheral metalization
18 system provides the space and the interconnections necessary to incorporate the drive
19 and interface circuitry on the surface of the primary substrate. At the same time, the
20 control lines and the data lines are extended beyond the periphery of the micro array to
21 the outer edge of the peripheral metalization system and become an integral part of this
22 system. The configuration of this fourth embodiment, incorporating the drive and
23 interface circuitry as integral parts of the programmable masking device, circumvents
24 the connectivity problems presented above by eliminating the need for any type of
25 cabling connections between the micro array and the drive circuitry.

26

27 As previously indicated, Fig. 2 is a representational partial cross section taken
28 along line 2-2 in Fig. 1 depicting a portion of the active liquid crystal micro array and
29 the peripheral circuitry associated with it. The structural elements of the active liquid
30 crystal micro array have already been described with reference to the first embodiment
31 of the present invention and need not be repeated. The structural elements of the
32 peripheral interconnect system are associated with the fourth embodiment of the present
33 invention and are described in this section. The right side of Fig. 2 shows the
34 conductive trace extensions 139 deposited over the primary substrate 102. The second

-22-

1 metalization traces 142, are isolated from the conductive trace extensions 139, by a
2 dielectric isolation layer 141. The intermetallization connection 140 establishes the
3 electrical connection between the conductive trace extensions 139 and the second
4 metalization 142. Also shown are the integrated circuits in die form 143 connected to
5 the second metalization 142.

6

7 Fig. 14A is a representational partial top plan view illustrating the layout principle
8 for the dual layer interconnecting system used in this fourth embodiment of the present
9 invention. It depicts the conductive trace extensions 139, the second metalization traces
10 142, the intermetallization connections 140 and the circuit connecting pads 144. The
11 first set of pads labeled A 145 is connected, via the second metalization traces 142 and
12 the intermetalization connection 140, to the first group of traces 146 of the conductive
13 trace extensions 139. The second set of pads labeled B 147 is connected, via the
14 second metalization traces 142 and the intermetalization connection 140, to the second
15 group of traces 148 of the conductive trace extensions 139. This configuration is
16 continued with additional groups of traces connected to additional sets of pads located
17 in the area extending towards the periphery of the primary substrate. This layout
18 overcomes potential spacial constraints and provides the necessary space for all of the
19 conductive trace extensions 139 to be connected to the appropriate circuit connecting
20 pads 144. These circuit connecting pads 144 are used to accept the connection to the
21 integrated circuits in die form as shown in Fig. 2. Such pads may also be used as
22 probing pads to test the integrity of the transistor switches in the micro array in
23 accordance with the special test procedures outlined below.

24

25 Fig. 14B shows a variation of this embodiment configured with a three layer
26 metalization system, where the first layer is formed by the conductive trace extensions
27 139, the second layer is formed by the second metalization traces 142 and the third
28 layer comprises the circuit connecting pads 144. With this configuration, the metal
29 traces on the second layer lie on a plane which is separated by a layer of dielectric
30 from the plane containing the circuit connecting pads. The addition of the third
31 metalization layer, as shown in Fig. 14B, removes the constraint that the traces of the
32 second metalization must be placed around the area covered by the circuit connecting
33 pads. Such traces can now be routed in the areas beneath the circuit connecting pads,
34 thus providing improved utilization of the space available for interconnections and

-23-

1 increasing the packing density of the interconnect system. This configuration further
2 allows the circuit connecting pads to be extended to encompass a circuit connection
3 area 244 and a probing area 344 as illustrated in Fig. 14B. This three layer
4 metalization will be specifically recommended for programmable masking devices with
5 more than 256 million pixels which will require a higher packing density for the drive
6 and interface circuitry.

7

8 Connectivity to an external computer system

9

10 The operation of the active matrix micro array, which is the object of the present
11 invention, relies upon the capability of establishing the required electrical connections
12 between the conductive trace extensions and the drive circuitry and further between the
13 drive circuitry and an external computer system. When the number of conductive trace
14 extensions does not exceed 1000, direct ribbon cable connections, similar to those used
15 in liquid crystal displays can be successfully implemented in manufacturing. However,
16 when the number of conductive trace extensions substantially exceeds 1000, such
17 connections would be very difficult if not impossible to successfully implement.

18

19 For those applications of the present invention requiring that many conductive
20 trace extensions, the fourth embodiment of the present invention, described above,
21 provides a viable solution since it eliminates the requirement for such connections.

22

23 Still to be addressed, is the problem of connectivity between the drive circuitry
24 and an external computer system to be used in conjunction with the present invention.
25 This problem is less severe than the connectivity between the conductive trace
26 extensions and the drive circuitry since, in this case, the total number of interconnecting
27 lines would not exceed 256 under the worse possible circumstances. A connection with
28 this limited number of lines can easily be implemented, as shown in Fig. 1, with the
29 ribbon cable connection 149. As an alternative, a contactless data communications
30 connector system physically attached to the primary substrate can be used, as shown in
31 Fig. 1, and described in detail with reference to figures 15 and 16.

32

33 Fig. 15 is a representational partial top plan view illustrating a contactless
34 connector system comprising a set of collimated infrared transmitters and receivers.

-24-

1 Interconnect traces 153 patterned over the primary substrate 102, establish the electrical
2 connection between the interface circuitry and dual sets of infrared transmitters 150 and
3 infrared receivers 151. On the connector body 152 which is physically separated from
4 the primary substrate 102, there are matching sets of infrared transmitters 150 and
5 infrared receivers 151 together with their respective interconnect traces 153.
6

7 Fig. 16 is a representational partial cross section taken along the line 16-16 in
8 Fig. 15 showing the configuration of the contactless connector system illustrated in Fig.
9 15. It shows the primary substrate 102 physically separated from the connector body
10 152, and shows their respective infrared transmitters 150 and infrared receivers 151.
11

12 When the programmable masking device is installed in an exposure system, the
13 infrared transmitters and receivers will be aligned with a matching set of receivers and
14 transmitters mounted in the exposure system. With this configuration, there is no
15 physical contact between the two sets of transmitters and receivers and, as a result, the
16 programmable masking device is provided with a stress free data communications
17 infrared link. This feature will be significant in applications, such as semiconductor
18 microlithography, where the alignment of the programmable masking device must be
19 held within a fraction of a micron.
20

21 The fifth embodiment

22

23 The fifth embodiment of the present invention is described with reference to
24 figure 17. This embodiment is substantially the same as the fourth embodiment
25 described above with the addition of special circuitry to individually control the voltage
26 level applied to each of the pixels in the micro array as means of modulating the
27 relative transparency of each pixel.
28

29 Fig. 17 is a simplified schematic diagram illustrating one of the preferred circuits
30 used to control the voltage applied to each pixel as means of modulating its
31 transparency. It shows a group of N data lines 115 connected to the outputs of a 1 to
32 N analog switch 158. The input of the analog switch 158 is connected to the output of
33 a digital-to-analog (DAC) converter 157 which generates the desired analog voltage to
34 be applied to a specific pixel from digital data stored temporarily in an N word

-25-

1 memory 156. The DATA IN ports of this memory 156 are connected to a data bus
2 154 providing a data communications link to the computer system which controls the
3 programmable micro array. An address bus 155 carries the required address
4 information to the SELECT ports of both the N word memory 156 and the analog
5 switch 158. The circuit of Fig. 17 is repeated for each group of N data lines as many
6 times as necessary to cover all the data lines in the micro array. The same data bus
7 154 and address bus 155 provide the required data and address information to all of
8 these circuits in accordance with the configuration shown in Fig. 17.

9

10 **Considerations related to special applications of the present invention.**

11

12 One of the most significant applications of the present invention will be as a
13 programmable masking device for the ultraviolet exposure systems used in
14 semiconductor microlithography. For this specific type of application, any embodiment
15 of the present invention must further comply with the following constraint:

16

17 The liquid crystal material, the two substrates and the conductive coatings must
18 offer a combined level of transparency to ultraviolet light compatible with the
19 requirements of the specific exposure system to be used in the photolithographic
20 processes.

21

22 For the longer wave lengths, in the 340 to 470 nanometer range, such substrates
23 can be made of high quality glass of the type used for semiconductor photolithography
24 masks. For the shorter wave lengths, in the 240 to 350 nanometer range, such
25 substrates need to be made of quartz because glass exhibits excessive ultraviolet light
26 absorption in this region of the spectrum.

27

28 The referenced conductive coatings on the substrates must be sufficiently thin in
29 order to comply with the transparency requirements outlined above. The minimum
30 conductive coating film thickness allowable in such coatings is determined by the
31 maximum allowable sheet resistance of the film which in turn is dependent on the pixel
32 surface area. The mathematical relationship between these parameters is such that, for
33 proper operation, the ratio between the pixel surface area and the film thickness must
34 not exceed a certain value determined by the electrical time constant of the electronic

-26-

1 equivalent of a pixel element. Since the typical pixel surface area to be used in most
2 applications of the present invention will be only 10 to 500 square microns, the
3 conductive coating film thickness used for such applications can be adjusted to comply
4 with the requirements for transparency to ultra violet light.

5

6 Special procedures

7

8 The two special procedures described in this section, a test procedure and an
9 alternate interconnection procedure, are associated with the second, third and fourth
10 embodiments of the present invention and are specifically recommended for very high
11 density micro arrays.

12

13 The test and repair procedure provides means for testing the integrity of every
14 transistor switch in the micro array. It consists of the sequence of steps which are
15 outlined below with reference to the figures indicated in parenthesis:

16

17 (a) Defining on the polysilicon islands 210 (Fig. 12) the double polysilicon
18 transistor switches as described in the second embodiment of the present
19 invention;

20

21 (b) Defining the first layer metalization, comprising the following:

22 1. The gate control lines 114 (Fig. 12) within the micro array area;
23 2. The conductive trace extensions 139 (Fig. 2) of the gate control lines 114
24 (Fig. 10) within the peripheral metal interconnect system 138 (Fig. 1);
25 3. The conductive trace extensions 139 (Fig. 2) of the data lines 115 (Fig.
26 10) within the peripheral metal interconnection system 138 (Fig. 1);
27 4. The gate area of the secondary control gates 127 (Fig. 10);

28

29 (c) Depositing and patterning a dielectric isolation layer covering entirely the gate
30 control lines 114 (Fig. 1) and the peripheral metal interconnect system 138
31 (Fig. 1). Such patterning must include contact openings to the second
32 metalization traces 142 (Fig. 2) in the peripheral metal interconnect system
33 138 (Fig.1);

34

-27-

- 1 (d) Defining the second layer metalization, comprising the following:
 - 2 1. Two interdigitated sets of temporary test lines placed over the areas
3 corresponding to columns of pixels. The first set, comprises the
4 temporary source test lines 132 (Fig. 12). Each of these test lines is
5 connected to the source contacts 112 (Fig. 12) of all the transistor
6 switches adjacent to the column of pixels over which that test line is
7 placed. The second set, comprises the temporary drain test lines 133
8 (Fig. 12). Each of these test lines is connected to the primary drain
9 contacts 126 (Fig. 12) of all the transistor switches adjacent to the
10 column of pixels over which that test line is placed. In addition, these
11 two sets of test lines will connect to the conductive trace extensions 139
12 (Fig. 1) of the data lines 115 (Fig. 10) defined during the first layer
13 metalization as described in sections (b) 2. and (b) 3. above;
 - 14 2. The second metalization of the peripheral metal interconnect system,
15 comprising the intermetalization connections 140 (Fig. 14A), the second
16 metalization traces 142 (Fig. 14A) and, if the intended configuration only
17 comprises two metal layers, the circuit connecting pads 144 (Fig. 14A)
18 which will be used as probing pads;
- 19
- 20 (e) This step, applicable only if the intended configuration comprises three metal
21 layers, consists of depositing and patterning a dielectric isolation layer
22 covering entirely the peripheral metal interconnect system 138 (Fig. 1) and
23 including contact openings to the third metalization layer;
- 24
- 25 (f) This step, applicable only if the intended configuration comprises three metal
26 layers, consists of defining the third layer metalization comprising the
27 intermetalization connections 140 (Fig. 14B) and the circuit connecting pads
28 144 (Fig. 14B) which may incorporate the probing areas 344 (Fig. 14B);
- 29
- 30 (g) Testing every transistor switch in the micro array by probing the appropriate
31 pads;
- 32
- 33 (h) Removing the primary gate connection to the gate control line 114 (Fig. 12)
34 and primary drain connection to the drain test line 133 (Fig. 12) of any

-28-

1 transistor switches found to be defective and replacing the same by alternative
2 connections to the redundant counterparts of such defective transistor switches.
3 This is done by means of the alternate interconnection procedure defined
4 below;

- 5
- 6 (i) Repeating the applicable portions of the above test procedure to verify that all
7 replacement transistor switches are functional;
- 8
- 9 (j) Removing the temporary source test lines 132 (Fig. 12), the temporary drain
10 test lines 133 (Fig. 12), the alternate gate connections 227 (Fig. 12) and the
11 alternate drain connections 228 (Fig. 12);
- 12
- 13 (k) Defining the pixel electrodes 104 (Fig. 10) with the pixel tabs 116 (Fig. 10)
14 connected to the source contacts 112 (Fig. 10) of the matching transistor
15 switches;
- 16
- 17 (l) Depositing a layer of dielectric over the columns of pixel gaps 106 (Fig. 12)
18 containing the transistor switches and patterning this dielectric, where
19 applicable due to failure of the primary transistor, with openings to the first
20 metal previously deposited over the gate area of the secondary control gates
21 127 (Fig. 12);
- 22
- 23 (m) Defining the secondary control gate connections 129 (Fig. 10) where
24 applicable due to failure of the primary transistor switch;
- 25
- 26 (n) Depositing dielectric over the secondary control gate connections 129 (Fig.
27 10);
- 28
- 29 (o) Defining the appropriate contact openings to the primary drain contact 126
30 (Fig. 10) or to the secondary drain contact 128 (Fig. 10), as may be
31 applicable.
- 32
- 33 (p) Defining data lines 115 (Fig. 10) over the columns of pixel gaps 106 (Fig.
34 10) containing the transistor switches. These lines connect either the primary

-29-

1 drain contact 126 (Fig. 10) or the secondary drain contact 128 (Fig. 10), as
2 may be applicable, of each transistor switch in that column of pixel gaps 106
3 (Fig. 10) to a matching conductive trace extension 139 (Fig. 1) in the
4 peripheral interconnect system 138 (Fig. 1);
5

6 (q) Die attaching and testing the peripheral circuitry.
7

8 (r) Replacing peripheral circuits found to be defective.
9

10 (s) Connecting the peripheral circuits to the peripheral interconnect system.
11

12 The alternate interconnection procedure provides means for replacing every
13 defective transistor switch in the micro array by an alternate transistor switch which is
14 to operate in its place. It consists of the following sequence of steps applicable to each
15 defective transistor switch:
16

17 (a) Locally removing by a selective photolithographic process the dielectric
18 isolation and the metal over the defective gate area 225 (Fig. 12), which is
19 the area where the gate control line 114 (Fig. 12) lies over the primary
20 control gate 125 (Fig. 12) of the primary transistor switch;
21

22 (b) Locally removing by a selective photolithographic process the primary drain
23 link 226 (Fig. 12) which is the connection between the drain test line 133
24 (Fig. 12) and the primary drain contact 126 (Fig. 12) of the defective
25 transistor switch;
26

27 (c) Selectively depositing dielectric over the defective gate area 225 (Fig. 12) of
28 the defective primary transistor switch;
29

30 (d) Defining appropriate contact openings to the gate control line, on both sides
31 of the defective gate area 225 (Fig. 12);
32

33 (e) Defining the following alternate metal connections:
34 1. The alternate gate connection 227 (Fig. 12), which connects the gate

-30-

- 1 control line 114 (Fig. 12) to the secondary gate 127 (Fig. 12) of the
2 defective transistor switch and bridges the gap generated on the gate
3 control line 114 (Fig. 12) by step (a) above;
4 2. The alternate drain connection 228 (Fig. 12), which connects the
5 temporary drain test line 133 (Fig. 12) to the secondary drain contact 128
6 (Fig. 12) of the defective transistor switch.

1 OPERATION OF THE INVENTION

2
3 The operation of the programmable masking device which is the object of the
4 present invention is described first with reference to Fig. 18 which illustrates the use of
5 this device in direct imaging photolithographic applications. Next, the operation of the
6 various embodiments of this device, is described with reference to Figs. 19, 20, 21 and
7 22 which illustrate the use of such embodiments in projection systems for visual
8 display, three dimensional imaging, holographic imaging and printing systems,
9 respectively.

10
11 Fig. 18 is a pictorial representation of a photolithographic exposure apparatus
12 illustrating the use of the programmable masking device, which is the object of the
13 present invention, to generate images on a photosensitive target surface directly from
14 data provided by a computer system, a technology presently described as direct
15 imaging. This programmable masking device, built entirely of solid state elements,
16 operates in conjunction with exposure systems in a manner similar to conventional non
17 programmable masking devices. The apparatus of Fig. 18 comprises a light source 159
18 within a light housing 160 which is equipped with a light shutter 161. The light
19 generated by the light source 159 is directed by the illumination optics 162 onto the
20 surface of a programmable masking device 164 where it provides uniform illumination
21 163. A computer system 165 provides the pattern generation data necessary to generate
22 the desired transparent images on the micro array of the programmable masking device
23 164. These images are then transferred by means of the exposure optics 166 onto the
24 photosensitive target surface 167. Under normal operating conditions, the computer
25 system 165 can download to the programmable masking device 164 the desired
26 patterning data while the photosensitive target surface 167 is being aligned to the
27 exposure optics. Upon completion of the alignment, the shutter 161 is momentarily
28 opened for a preset exposure time. This cycle is then repeated with the next
29 photosensitive target surface or the next site on the same photosensitive target surface.

30 In most photolithographic applications, typical exposure systems designed to
31 operate with conventional masking devices, must be modified to accommodate the
32 larger size of the programmable masking device which is the object of this invention.
33 However, once installed, this programmable masking device needs only to be removed
34 to perform repairs and maintenance or to install another programmable masking device

-32-

1 with different characteristics.

2

3 Other than installation, repair and maintenance, human intervention is not needed.
4 Under normal operating conditions, a computer system will be required for the use of
5 this programmable masking device. The computer system will fully support and control
6 such programmable masking device by downloading the required pattern generation data
7 to the micro array memory. When appropriate, this computer will also provide controls
8 to refresh and modify the patterns generated.

9

10 Some of the most significant photolithographic applications for these
11 programmable masking devices will be found in the semiconductor industry where such
12 devices will introduce manufacturing flexibility, improve yields, reduce cycle times and
13 reduce manufacturing costs.

14

15 More specifically, these devices will provide means for repairing patterning
16 defects on wafers, programming or altering the functionality of integrated circuits, cost
17 effectively producing custom integrated circuits and generating complete systems on a
18 single wafer.

19

20 When the exposure apparatus is a wafer stepper, the computer system controlling
21 the programmable masking device should be interfaced to such wafer stepper to
22 synchronize the pattern generation with the mechanical stepping motion of the stepper.

23

24 Other very important applications of the present invention will be found in the
25 cost effective manufacture of micro integrated systems comprising integrated circuits, in
26 the die form, interconnected on a micro substrate. Such micro substrate will be
27 produced by a technology similar to that used for the generation of the peripheral
28 interconnect system of the programmable masking devices which are the subject of the
29 present invention.

30

31 The manufacture of the programmable masking devices provides another important
32 application for their use. As outlined in the section covering the description of the
33 present invention, the fabrication of these programmable masking devices requires the
34 use of programmable photolithography for performing repairs and making alternate

-33-

1 interconnections. Such programmable photolithography can be implemented with the
2 use of another programmable masking device specifically configured for such
3 application.

4

5 **Fig. 19** illustrates the operation of the present invention in a visual display
6 projection system. Such system comprises a light source 159 within a light housing
7 160. The light generated by the light source 159 is directed by the illumination optics
8 162 onto the surface of the programmable masking device 164 where it provides
9 uniform illumination 163. A heat shield 168, is inserted in the light path to protect the
10 programmable masking device 164 from the heat emitted by the light source 159. A
11 video signal processing system 169 provides the digital video image generation data
12 necessary to generate the desired transparent images on the micro array of the
13 programmable masking device 164. These images are then transferred by means of the
14 projection optics 170 onto a visual projection screen 171. Under normal operating
15 conditions, the video signal processing system 169 continuously downloads to the
16 programmable masking device 164 digital video imaging data at a rate compatible with
17 video display imaging. The fifth embodiment of the present invention with the color
18 imaging feature described previously would provide the proper features for the
19 implementation of projection color television and multiple page computer monitor
20 projection display systems.

21

22 **Fig. 20** illustrates an application similar to that of **Fig. 19** with the addition of a
23 polarizer 172 for three dimensional projection viewing. All the elements described with
24 reference to **Fig. 19** have identical functions with reference to **Fig. 20** and need not be
25 repeated. The polarizer 172 is used in conjunction with polarizing glasses for three
26 dimensional viewing. Under the control and synchronized by the video signal
27 processing system 169, the polarizer 172 alternates the polarization of the light
28 emerging from the programmable masking device 164 between two orthogonal planes,
29 thus providing separate images for each one of the viewer's eyes.

30

31 **Fig. 21** illustrates the use of this invention in holographic imaging applications.
32 For such applications, a laser source 173 would emit a laser beam 174 which would be
33 dispersed by the dispersion optics 175 to provide uniform laser illumination 176 over
34 the surface of the programmable masking device 164. Under the control of an

-34-

1 holographic signal processing system 177 holographic patterns would be generated on
2 the programmable masking device 164 which could be observed by the viewer 178.
3 Since the patterns on the programmable masking device 164 could be continuously
4 changed, the system described could provide means for the implementation of digitally
5 controlled holographic television and computer monitor holographic viewing systems.
6 Color holography could be implemented, as well, by the use of a laser source
7 combining red, green and blue beams sequentially fired in synchronism with the
8 viewing frames for each color generated by the holographic signal processing system
9 177.

10

11 Fig. 22 illustrates still another potential application for the present invention as a
12 printing apparatus. It presumes that the imaging data is available in digital format such
13 as that generated directly by a computer system or otherwise generated by digitizing a
14 real image. Such apparatus would comprise a light source 159 within a light housing
15 160 equipped with a light shutter 161. The light generated by the light source 159
16 would be directed by the illumination optics 162 onto the surface of the programmable
17 masking device 164 where it would provide uniform illumination 163. An image
18 processing system 179 would provide the digitized imaging data necessary to generate
19 the desired transparent images on the micro array of the programmable masking device
20 164. These images would then be transferred by means of the projection optics 170 and
21 the operation of the light shutter 161 onto a photosensitive reproducing device 180.
22 This photosensitive reproducing device 180 would subsequently produce hard copies of
23 the images defined on its surface. For simplicity, Fig. 22 depicts the photosensitive
24 reproducing device 180 in a planar configuration. However, a cylindrical configuration
25 such as the conventional drum of most modern office printing machines could also be
26 used provided the projection optics would be equipped with a scanning device
27 synchronized with the movement of such drum.

28

29 CONCLUSIONS, RAMIFICATIONS AND SCOPE

30

31 Accordingly, the electronically programmable masking device, which is the subject
32 of the present invention, introduces a new level of flexibility in the industrial use of
33 photolithography by providing the capability for translating computer aided design
34 (CAD) data, directly into images produced on a photosensitive target surface. At the

-35-

1 same time, it opens new opportunities in the fields of high definition projection color
2 television, multiple page computer monitor projection display systems, holographic
3 television, holographic computer monitor systems and printing devices. Some of the
4 most important applications of the present invention will be found in the semiconductor
5 industry, which is highly dependent upon the use of microlithography. The technology
6 provided by the present invention will open the door to major evolutions in this
7 industry in that:

- 8
- 9 * it will permit the design and manufacture of small volume custom integrated
10 circuits to be done at a cost comparable to that of commercial integrated
11 circuits produced in high volume;
- 12
- 13 * it will permit the cost effective development of wafer scale integration, a
14 technology whereby complete electronic systems, such as computers, can be
15 built on a single wafer;
- 16
- 17 * it will provide the means to substantially increase semiconductor
18 manufacturing yields by offering a technology for pattern repair; and
- 19
- 20 * it will provide means to substantially reduce product development and
21 manufacturing cycle times.

22

23 While the descriptions herein contain many specificities, these should not be
24 construed as limiting the scope of the present invention but as merely providing
25 illustrations of some of the most relevant embodiments of the present invention.

26

27 For example, this electronically programmable masking device could be used in
28 the printed circuit board industry to perform direct imaging from printed circuit layout
29 data provided by computer systems.

30

31 Accordingly, the scope of the present invention should be determined not by the
32 embodiments illustrated, but by the appended claims and their legal equivalents.

CLAIMS

- 1 1. In an imaging system including a source of illumination, illumination optics, a
2 masking device, and projection optics for directing light passing through said masking
3 device onto a target surface, an improved masking device comprising:
4 means forming a liquid crystal micro array including a plurality of contiguous
5 discreet programmable pixels wherein each of said pixels functions as a light valve for
6 the light directed onto said target surface; and
7 means responsive to externally generated input control signals for individually
8 controlling in real time the optical light valve state of each of said pixels.
- 1 2. An improved masking device as recited in claim 1 wherein the size of the image
2 of each of said programmable pixels on the target surface is equal to or is a sub
3 multiple of the minimum feature size to be generated on the target surface.
- 1 3. An improved masking device as recited in claim 2 wherein adjacent pixels are
2 separated by gaps of predetermined width and wherein the width of the gap between
3 any two adjacent pixels is less than the minimum size which can be resolved by said
4 optics so that patterns imaged on a target surface are free of gaps between adjacent
5 pixels.
- 1 4. An improved masking device as recited in claim 1 wherein said liquid crystal
2 micro array is comprised of:
3 a transparent primary substrate coated on one side with a transparent conductive
4 film patterned to form an array of pixel electrodes and coated on a second side with a
5 light-polarizing film;
6 a transparent secondary substrate coated on one side with a continuous transparent
7 conductive film forming a common electrode for said array of said pixel electrodes and
8 coated on a second side with a light-polarizing film;
9 means for precisely spacing and aligning said primary and said secondary
10 substrates parallel to each other so that said one sides form the opposite sides of a flat
11 sealed chamber;
12 a liquid crystal material disposed within said chamber;
13 an array of transistor switches formed on the surface of said primary substrate and

-37-

14 configured such that each of said switches is associated with one of said pixel
15 electrodes;

16 a set of electronic control lines formed by conductive material deposited on the
17 surface of said primary substrate;

18 a set of electronic data lines formed by conductive material deposited on the
19 surface of said primary substrate;

20 means for interconnecting the control electrode of each of said transistor switches
21 to one of said control lines;

22 means for interconnecting each of said pixel electrodes to one of said data lines
23 via an electronically switchable connection made by one of said transistor switches; and

24 means for coupling said input control signals to said control lines and said data
25 lines.

1 5. An improved masking device as recited in claim 4 wherein for the purpose of
2 reducing the effective sheet resistivity of said common electrode, said secondary
3 substrate further includes an opaque conductive film patterned over those areas of said
4 secondary substrate delineated by the shadow of the space not occupied by the pixel
5 electrodes on said primary substrate when said programmable masking device is
6 operated under intended illumination conditions.

1 6. An improved masking device as recited in claim 5 wherein for the purposes of
2 providing a precise optical definition of the edges of each of said pixels in said micro
3 array, the transparent area of each of said pixels is optically defined by the edges of
4 said opaque conductive film formed on said secondary substrate.

1 7. An improved masking device as recited in claim 6 and further including a discreet
2 color filter optically associated with each said pixel, the color of each said color filter
3 being selected from the group consisting of red, green and blue colors, said color filters
4 being respectively positioned relative to adjacent color filters such that a particular
5 grouping of said color filters define a pattern which is repeated over said micro array
6 of programmable pixels.

1 8. An improved masking device as recited in claim 4 wherein said array of transistor
2 switches is configured with one primary transistor switch associated with each of said

-38-

3 pixel electrodes, and at least one secondary transistor switch associated with each of
4 said pixel electrodes as means of providing transistor switch redundancy, and further
5 including means for substituting through alternative interconnections, one of said
6 secondary transistor switches for one of said primary transistor switches.

1 9. An improved masking device as recited in claim 4 wherein for each
2 interconnection formed via said control lines and said data lines at least one alternate
3 interconnection is provided.

1 10. An improved masking device as recited in claim 9 wherein said alternative
2 interconnections are created by forming said control lines and said data lines with
3 multiple layers of conductive material directly superimposed upon each other with each
4 layer being generated with a separate photolithographic operation as a means of
5 statistically insuring that defects on one layer do not coincide with defects on another
6 layer, in turn statistically insuring that said control lines and said data lines are free of
7 undesirable discontinuities.

1 11. An improved masking device as recited in claim 9 wherein said alternative
2 interconnections are created by locally deposited a bridging metal trace over any
3 discontinuity identified in said control lines and said data lines.

1 12. An improved masking device as recited in claim 4 wherein said primary substrate
2 is extended to include an area laying outside the periphery of said micro array;

3 a set of drive integrated circuits disposed upon said area and providing means for
4 controlling the optical light valve state of each of said pixels;

5 a set of interface integrated circuits disposed upon said area and providing means
6 for interfacing and data linking said drive integrated circuits to an external computer
7 system for electronically processing and generating the desired patterning data;

8 a multi-layer metalization system formed upon said substrate within said area;

9 a set of bonding pads formed upon said substrate within said area providing
10 means for connecting said set of drive integrated circuits and said set of interface
11 integrated circuits to said multiple layer metalization system;

12 means for connecting said set of control lines and said set of data lines to
13 appropriate points on said multiple layer metalization system;

-39-

14 a set of probing pads formed upon said substrate within said area providing
15 means for connecting external test systems to appropriate test points of said multiple
16 layer metalization system, said test points being such as to provide means for testing
17 the integrity of the electronic system of said programmable masking device; and

18 means for connecting said set of interface circuits to a data communications
19 connector system incorporated in said primary substrate wherein said data
20 communications connector system can provide an interconnection to an external data
21 communications link providing access to said external computer system.

1 13. An improved masking device as recited in claim 12 wherein said data
2 communications connector system includes a coupling device for each data
3 communications line and wherein the physical components of the transmitter portion
4 and the receiver portion of said coupling device are physically isolated from each other
5 so as to insure that no mechanical strain is applied to said programmable masking
6 device by said connector system.

1 14. An improved masking device as recited in claim 13 wherein said transmitter
2 portion is an infrared transmitting device and said receiver portion is an infrared
3 receiving device.

1 15. An improved masking device as recited in claim 4 wherein said means for
2 controlling the light valve state of each of said pixels includes means for controlling the
3 voltage applied between each of said pixel electrodes and said common electrode
4 thereby providing means for modulating the transparency of each of said pixels.

1 16. An improved masking device as recited in claim 15 wherein said means for
2 controlling the voltage applied between each of said pixel electrodes and said common
3 electrode includes a digital-to-analog converter circuit.

1 17. An improved masking device as recited in claim 1 wherein the optical
2 characteristics of each said light valve are compatible with their use in conjunction with
3 photolithographic exposure systems operating with ultraviolet illumination in the range
4 of 240 to 470 nanometers.

-40-

1 18. A method for testing the integrity of the transistor switches of a programmable
2 masking device including a micro array of discrete pixel electrodes disposed in an
3 orderly array of rows and columns on a transparent substrate forming one wall of a
4 chamber containing a liquid crystal material, a first set of electrical conductors disposed
5 to overlay rows of spaces separating adjacent rows of said electrodes, a second set of
6 electrical conductors disposed to overlay columns of spaces between said electrodes
7 directed orthogonal to said rows of spaces and an array of transistor switches, each of
8 which is disposed proximate on the intersection of ones of said first and second
9 conductors and electrically connected thereto for selectively applying a controlled
10 voltage to a selected pixel electrode, comprising the steps of

11 defining by means of photolithographic processes a set of electrical
12 interconnections linking each of the electrodes of each of said transistor switches in
13 said array to a set of probing pads on the periphery of said micro array, said set of
14 probing pads providing means for electrically accessing each of said transistor switches;

15 performing predetermined electrical tests to establish the integrity of each of said
16 transistor switches; and

17 removing by means of photolithographic processes the portions of said electrical
18 interconnections which have no further use in the final configuration of said
19 programmable masking device.

1 19. A method for substituting the interconnections of any primary transistor switch of
2 a programmable masking device which may be defective by making interconnection to
3 a matching secondary transistor switch in a micro array of discrete pixel electrodes
4 disposed in an orderly array of rows and columns on a transparent substrate forming
5 one wall of a chamber containing a liquid crystal material, a first set of electrical
6 conductors disposed to overlay rows of spaces separating adjacent rows of said
7 electrodes, a second set of electrical conductors disposed to overlay columns of spaces
8 between said electrodes directed orthogonal to said rows of spaces and an array of
9 transistor switches, each including a primary transistor device and a secondary transistor
10 device disposed proximate on the intersection of ones of said first and second
11 conductors and electrically connected thereto for selectively applying a controlled
12 voltage to a selected pixel electrode, comprising the steps of:

13 removing by means of selective photolithographic processes the portions of the
14 electrical interconnections linking the primary gate and the primary drain of each said

-41-

15 primary transistor switch which has no further use in the final configuration of said
16 programmable masking device; and

17 defining and generating by means of selective photo-lithographic processes an
18 alternative set of inter-connections to each said secondary transistor switch which will
19 be required to operate in place of a corresponding primary transistor switch found to be
20 defective.

1 20. A method of direct imaging onto a target surface patterns defined by patterning
2 data provided by a computer system, comprising the steps of:

3 providing a source of illumination;

4 providing a programmable masking device including a liquid crystal micro array
5 having a plurality of contiguous discrete programmable pixels responsive to electrical
6 inputs and each of which pixels functions as a light valve for blocking or transmitting
7 light;

8 providing means for directing light from said light source through said masking
9 device and onto said target surface; and

10 providing electronic means for selectively programming each of said
11 programmable pixels so that light passing through said masking device forms a desired
12 image on said target surface.

1 21. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and is a patterned substrate and wherein the image
3 cast onto said substrate is used to photolithographically repair patterning defects
4 previously identified on said patterned substrate.

1 22. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and the light passing through said masking device
3 is used to alter the functionality of a solid state circuit formed upon said target surface
4 by altering specific patterns on said solid state circuits in response to digital data
5 generated by said computer system and input to said masking device to control the
6 pattern of light generated thereby.

1 23. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and said image causes a solid state circuit forming

-42-

3 said target surface to have specific patterns altered thereon in response to electronic
4 signals input to said masking device by said computer system.

1 24. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further comprising the step of employing said
3 image to produce custom solid state circuits by generating the specific patterns required
4 for production thereof directly from digital data provided by said computer system.

1 25. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further comprising the step of employing said
3 image to change from site to site the patterns printed on a substrate with the use of a
4 step-and-repeat exposure system.

1 26. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further including the step of employing said
3 image to produce electronic inter-connections in electronic devices disposed on said
4 photo-sensitive target surface.

1 27. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is a visual projection screen and wherein each pixel of the projected
3 image corresponds to digitized video information input to said masking device from a
4 computing system.

1 28. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said programmable pixels are formed by pixel electrodes and a common electrode
3 having a liquid crystal material disposed therebetween and further comprising the step
4 of:

5 controlling the voltage applied between said pixel electrodes and said common
6 electrode to control the light valve state of each of said pixels thereby providing means
7 for modulating the transparency of each of said pixels.

1 29. A method of direct imaging onto a target surface as recited in claim 28 and
2 further comprising the step of:

3 providing a digital-to-analog converter circuit for controlling the voltage applied

-43-

4 between each of said pixel electrodes and said common electrode.

1 30. A method of direct imaging onto a target surface as recited in claim 20 for
2 generating in real time three-dimensional digitized video images by causing said
3 programmable masking device to alternatively develop cross-polarized images which
4 when viewed with polarizing eyeglasses appear to a viewer to provide a three-
5 dimensional image.

1 31. A method of direct imaging onto a target surface as recited in claim 20 and
2 further comprising using said masking device to generate, in real time, holographic
3 images in response to digitized holographic video data input thereto from a computing
4 means.

1 32. A method of direct imaging onto a target surface as recited in claim 20 wherein
2 said target surface is photosensitive and further comprising projecting the image cast by
3 said masking device into a printing means to reproduce on paper digitized video images
4 corresponding to digitized video signals input to said masking device from a computing
5 means.

1 33. A method of providing a masking device for use in conjunction with a source of
2 illumination, illumination optics, and exposure optics for directing light through said
3 masking device and onto a target surface, comprising the steps of:

4 providing a transparent primary surface coated on one side with a transparent
5 conductive film patterned to form an array of pixel electrodes and coated on a second
6 side with a light-polarizing film;

7 providing a transparent secondary substrate coated on one side with a continuous
8 transparent conductive film forming a common electrode for said array of pixel
9 electrodes and coated on a second side with a light-polarizing film;

10 providing means for precisely spacing and aligning said primary and said
11 secondary substrates parallel to each other so that said one sides form the opposite
12 sides of a flat sealed chamber;

13 providing a liquid crystal material disposed within said chamber;

14 forming an array of transistor switches on the surface of said primary substrate
15 configured such that each of said switches is associated with one of said pixel

16 electrodes;

17 forming a set of control lines by depositing conductive material on the surface of
18 said primary substrate;

19 forming a set of data lines by depositing conductive material on the surface of
20 said primary substrate;

21 providing means for interconnecting the control electrode of each of said transistor
22 switches to one of said control lines;

23 providing means for interconnecting each of said pixel electrodes to one of said
24 data lines via an electrically switchable connection made by one of said transistor
25 switches; and

26 providing a means for coupling input control signals to said control lines and said
27 data lines.

1 34. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 reducing the effective sheet resistivity of said common electrode by providing an
4 opaque conductive film on said secondary substrate over those areas of said second
5 substrate delineated by the shadow of the spaces separating the pixel electrodes on said
6 primary substrate when said programmable masking device is operated under intended
7 illumination conditions.

1 35. A method of providing a masking device as recited in claim 34 and further
2 comprising the step of:

3 optically defining the edges of said opaque conductive film formed on said
4 secondary substrate to provide a precise optical definition of the edges of each of said
5 pixels in said micro array.

1 36. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 providing a discrete color filter in optical association with each said pixel
4 electrode, the color of each said color filter being selected from the group consisting of
5 red, green and blue colors, said color filters being respectively positioned relative to
6 adjacent color filters such that a particular grouping of said color filters defines a
7 pattern which is repeated over said micro array of programmable pixels.

-45-

1 37. A method of providing a masking device as recited in claim 33 and further
2 comprising the steps of:

3 configuring said array of transistor switches to have one primary transistor switch
4 and at least one secondary transistor switch associated with each of said pixel
5 electrodes to provide transistor switch redundancy; and

6 providing means for substituting, through alternative interconnections, one of said
7 secondary transistor switches for one of said primary transistor switches.

1 38. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 forming at least one alternative interconnection for each interconnection formed
4 via said control lines and said data lines.

1 39. A method of providing a masking device as recited in claim 38 and further
2 comprising the step of:

3 creating said alternative interconnections by forming said control lines and said
4 data lines with multiple layers of conductive material directly superimposed upon each
5 other with each layer being generated by a separate photo-lithographic operation as a
6 means of statistically insuring that defects on one layer do not coincide with defects on
7 another layer so as to statistically insure that said control lines and said data lines are
8 free of undesirable discontinuities.

1 40. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 repairing discontinuities in said data lines and said control lines by locally
4 depositing a bridging metal trace over any discontinuity identified therein.

1 41. A method of providing a masking device as recited in claim 33 and further
2 comprising the steps of:

3 extending said primary substrate to include an area on the periphery of said micro
4 array forming a multilayer metalization system in said area;

5 disposing a set of integrated driver circuits upon said area to provide means for
6 controlling the optical light valve state of each of said pixels;

7 disposing a set of integrated interface circuits upon said area to provide means for
8 interfacing and data-linking said integrated driver circuits to an external computer
9 system for electronically processing and generating desired patterning data;

10 forming a set of bonding pads to provide means for connecting said set of integrated driver circuits and said set of integrated interface circuits to said multiple layer metalization system;

13 providing means for connecting said set of control lines and said set of data lines to appropriate points on said multiple layer metalization system;

15 providing a set of probing pads in said area to connect external test systems to appropriate test points of said multiple layer metalization system, said test points being such as to provide means for testing the electrical integrity of said programmable masking device; and

19 providing means for connecting said set of interface circuits to a data communications connector system incorporated in one of said substrates to provide an inter-connection to an external data communication link providing access to an external computer system.

1 42. A method of providing a masking device as recited in claim 41 and further
2 comprising the step of:

3 providing a coupling device for each data communications line in said connector system and for causing the physical components of the transmitting portion and the receiving portion of said coupling device to be physically isolated from each other so as to insure that no mechanical strain is applied to said programmable masking device by said connector system.

1 43. A method of providing a masking device as recited in claim 42 and further
2 comprising the step of:

3 providing an infrared transmitting device for use in said transmitting portion and
4 providing an infrared receiving device for use in said receiving portion.

1 44. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 controlling the voltage applied between said pixel electrodes and said common electrode to control the light valve state of each of said pixels thereby providing means

-47-

5 for modulating the transparency of each of said pixels.

1 45. A method of providing a masking device as recited in claim 44 and further
2 comprising the step of:

3 providing a digital-to-analog converter circuit for controlling the voltage applied
4 between each of said pixel electrodes and said common electrode.

1 46. A method of providing a masking device as recited in claim 33 and further
2 comprising the step of:

3 selecting the optical characteristics of each said light valve to be compatible with
4 its use in conjunction with exposure systems operating with ultraviolet illumination in
5 the range of 240-470 nanometers.

1 / 2 2




Fig. 1




Fig. 2

3 / 22




Fig. 3

4 / 22




Fig. 4




Fig. 5

6 / 22




Fig. 6

/ 22




Fig. 7

8 / 22




Fig. 8

9 / 2 2




Fig. 9

10 / 22




Fig. 10

11 / 22




Fig. 11

12 / 22




Fig. 12

13 / 22




Fig. 13A




Fig. 13B

14 / 22




Fig. 14A

15 / 22




Fig. 14B

16 / 22




Fig. 15




Fig. 16

/ 22




Fig. 17

18 / 22




Fig. 18

19 / 22




Fig. 19

20 / 22




Fig. 20




Fig. 21

22 / 22




Fig. 22

INTERNATIONAL SEARCH REPORT

International Application No PCT/US90/07331

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all)¹

According to International Patent Classification (IPC) or to both National Classification and IPC
 IPC (5): G03E 9/00; C09K 19/00; G02F 17/13; G09G 3/36, 1/26
 U.S. CL: 430/5, 20; 350/333, 331R; 340/784, 795

II. FIELDS SEARCHED

Classification System	Minimum Documentation Searched ⁴	Classification Symbols
U.S.	430/5, 20; 340/784, 795; 350/333, 331R; 428/1	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁵		

III. DOCUMENTS CONSIDERED TO BE RELEVANT¹⁴

Category ⁶	Citation of Document, ¹⁵ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁷
X	US, A, 4,653,860 (HENDRIX)	1-6,15-17,20-35,46
Y	31 MARCH 1987; See entire document.	7-14,36-45
Y, P	US, A, 4,944,573 (DENTSON) 31 JULY 1990; See entire document.	1-17, 20-46
Y	US, A, 4,013,466 (KLAIBER) 22 MARCH 1977; See entire document.	1-17, 20-46
Y	US, A, 4,807,973 (KAWASAKI) 28 FEBRUARY 1989; See entire document.	4,9-13,18-19,37-39
Y	US, A, 4,840,459 (STRONG) 20 JUNE 1989; See entire document.	4,9-13,18-19,37-39
A	US, A, 4,723,838 (AOKI) 09 FEBRUARY 1988; See entire document.	1-46
A, P	US, A, 4,963,001 (MIYAJIMA) 16 OCTOBER 1990; See entire document.	1-46
A	US, A, 4,810,060 (UKAI) 07 MARCH 1989; See entire document.	1-46

* Special categories of cited documents:¹⁶

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

IV. CERTIFICATION

Date of the Actual Completion of the International Search⁸:

06 FEBRUARY 1991

: Date of Mailing of this International Search Report⁹

19 MAR 1991

International Searching Authority¹⁰:

ISA/US

Signature of Authorized Officer¹⁰

Thomas R. Neville
Thomas R. Neville

FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

V. OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. Claim numbers . because they relate to subject matter not required to be searched by this Authority, namely:

2. Claim numbers , because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out¹, specifically:

3. Claim numbers _____, because they are dependent claims not drafted in accordance with the second and third sentences of PCT Rule 6.4(a).

VI. OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING²

This International Searching Authority found multiple inventions in this international application. ↗ 10/24.

See Attached Sheet.

1. As all required additional search fees were timely paid by the applicant, this international search report covers all claims of the international application.
 2. As only some of the required additional search fees were timely paid by the applicant, this international search report covers those claims of the international application for which fees were paid, specifically claims:
 3. No required additional search fees were timely paid by the applicant. Consequently, this international search report does not cover the invention first mentioned in the claims; it is covered by claim numbers:
 4. As all searchable claims could be searched without effort justifying an additional fee, the International Search Report Authoritative copy may be issued without payment of any additional fee.

Remark as Protest

- The additional search fees were accompanied by applicant's protest.
 No protest accompanied the payment of additional search fees.

ATTACHMENT TO FORM PCT/ISA/210 (SUPPLEMENTAL SHEET 2) SECT VI

Group I. Claims 1-17 and 20-32 drawn to an imaging system which employs a programmable masking device and a method of using, classified in Class 430, Subclass 5 which have been included together because they possess unity of invention under PCT Rule 13.

Group II. Claim 18 drawn to a method for testing the integrity of transistor switches classified in Class 350, Subclass 331R. The inventions of Groups I and II are related as process of making and product made. The method of Group II can be used to make a materially different product such as a liquid crystal display device. Applicant has provided no evidence that the transistor switches of the Group I system cannot be tested using methodology other than set forth in Group II. Groups I and II are lacking unity under PCT Rule 13.

Group III. Claim 19 drawn to a method for substituting switch connectors classified in Class 350, Subclass 333. The inventions of Groups III and I are related as process of making and product made. The method of Group III can be used to make a materially different product such as a liquid crystal display device. Applicant has provided no evidence that Group III method of effecting switch connection substitutions cannot be performed by other well known in the art techniques. Groups III and I are lacking of unity under PCT Rule 13.

Group IV. Claims 33-46 drawn to a method of providing a masking device classified in Class 350, Subclass 333 and Class 340, Subclass 784. The inventions of Groups IV and Group I are related as a process of making and a product made. The product of Group I can be made using art recognized methods other than those specifically delineated in Group IV. Applicant has provided no evidence that the particular steps specified in Group IV are critical to producing the imaging system of Group I. Groups IV and I are lacking of unity under PCT Rule 13.